CN1744092A - Method and system for automatic schedule logic simulation and code coverage rate analysis - Google Patents
Method and system for automatic schedule logic simulation and code coverage rate analysis Download PDFInfo
- Publication number
- CN1744092A CN1744092A CN 200410079030 CN200410079030A CN1744092A CN 1744092 A CN1744092 A CN 1744092A CN 200410079030 CN200410079030 CN 200410079030 CN 200410079030 A CN200410079030 A CN 200410079030A CN 1744092 A CN1744092 A CN 1744092A
- Authority
- CN
- China
- Prior art keywords
- emulation
- case
- code coverage
- module
- logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention includes following steps: (1) using main module pre-compiles logic to be tested in order to generate pre-compiled file suitable to analysis for percentage of coverage of code; (2) the main module dispatches all cases for emulation provided by users to create a index catalog of cases for emulation; (3) based on the said catalog the main module executes each case for emulation to carry out emulation test for logic to be tested; (4) based on pre-compiled file, the main module obtains and saves the result of percentage of coverage of code after executing each case for emulation. The invention can realize automatic emulation and analysis in full working flow.
Description
Technical field
The present invention relates to the system emulation field, refer to the method and system of a kind of automatic schedule logic simulation and code coverage rate analysis especially.
Background technology
In extensive logic (FPGA/ASIC) checking, emulation and code coverage rate analysis are one of them significant process.
It is as follows that it carries out flow process substantially:
(1) precompile (Instrumentation)---to tested logic integration, produce the file that is fit to code coverage rate analysis;
(2) emulation (Simulation)---the implementation of emulation use-case adds code coverage rate analysis in its process;
(3) code coverage interpretation of result (Reporting)---merge a plurality of emulation use-cases and carry out back generation code coverage data, and produce the code coverage report.
In general, each logic project checking all can need the support of a plurality of emulation use-cases.How to finish the associative simulation and the code coverage rate analysis process of a plurality of emulation use-cases in the whole logic project checking, industry has many technology of carrying out.
Prior art one:
The GUI technology, this is a basic fundamental.Briefly introduce as follows:
(1) at first, the logic checking personnel are under the gui environment of code coverage rate analysis instrument, and are main by selecting the guiding step by step of dialog box, ACK button according to individual's experience and judgement, finish the precompile process;
(2) then, under the gui environment of simulation process,, finish the implementation of emulation use-case according to the similar operation process;
(3) last, under the gui environment of code coverage rate analysis instrument, according to the similar operation process, completion code coverage rate result's analysis, and provide the coverage rate analysis report.
The shortcoming of prior art one:
Shortcoming 1: carry out when configuration all is test execution, its effect depends on executor individual's experience and technical merit fully temporarily;
Shortcoming 2: implementation is difficult to unified, and good experience is difficult for accumulation and shares, and is difficult for forming standardized operation workflow;
Shortcoming 3: each test execution all will manually participate in, and the logic checking personnel can't free from the affairs that these machinery repeats.
Prior art two:
The scripting technology of local sense.
The scripting technology is the technology that majority logic checking personnel often adopt.In general, emulation tool commonly used and code coverage rate analysis instrument are all supported scripting technology (as: TCL etc.).By compile script, can make the execution of precompile process, each emulation use-case simulation process or code coverage interpretation of result process realize robotization.
But, " the scripting technology of local sense " of prior art, realization be the scripting of certain localized stage, be not emulation and the full-range scripting of code coverage rate analysis in the logic checking.
The shortcoming of prior art two:
This technology also is limited to " the scripting technology of local sense ", the scripting that has solved subrange, but can't solve logical simulation and the robotization of code coverage rate analysis whole process.Precompile process before the emulation, and the code coverage interpretation of result process after the emulation also need artificial the participation to start.Although each emulation use-case can be realized automatically performing by script, the work that starts each emulation use-case also needs the logic checking personnel to participate in by hand.Emulation use-case number is many more, and the workload that the logic checking personnel participate in is big more.
Summary of the invention
The invention provides the method and system of a kind of automatic schedule logic simulation and code coverage rate analysis, realize logical simulation and the robotization of code coverage rate analysis whole process.
The method of automatic schedule logic simulation provided by the invention and code coverage rate analysis comprises the following steps:
11) use a primary module that tested logic is carried out precompile, produce the precompile file that is fit to code coverage rate analysis;
12) whole emulation use-cases of providing of described primary module dispatched users generate an emulation use-case index list;
13) described primary module is carried out each emulation use-case in proper order according to above-mentioned emulation use-case index list, and tested logic is carried out emulation testing;
14) described primary module obtains the code coverage result after each emulation use-case is carried out according to the precompile file and preserves.
According to said method of the present invention, also include the following step:
The code coverage result is exported to a code coverage rate results analyses module, realize the code coverage interpretation of result of the tested logic in emulation use-case execution back and provide analysis report by this results analyses module.
According to said method of the present invention, described primary module realizes that by script the operation of emulation use-case is to be controlled by script in computing machine; Wherein primary module is carried out the concrete grammar of each emulation use-case and is:
Sequential scheduling is carried out the startup script under each use-case catalogue;
In starting script, carry out the required relevant configuration of this emulation use-case;
Sequential scheduling excitation generation, emulation execution, interpretation of result script are finished the execution of this emulation use-case.
According to said method of the present invention, it is characterized in that:
Described primary module carries out the path to tested logic project and emulation use-case and is provided with and the structure that creaties directory, and tested logic and emulation use-case is copied under the respective paths preserve; Automatically generate emulation use-case name list; Primary module is searched for emulation use-case title automatically, is written to emulation use-case index list, and ejects graphic user interface, selects whether need to carry out the emulation use-case for the user and revises.
Whether according to said method of the present invention, described primary module is provided with the gauge tap of code coverage rate analysis, select to need code coverage is analyzed for the user.
The invention provides the system of a kind of automatic schedule logic simulation and code coverage rate analysis, comprising:
One primary module: realize scheduling to each module in the system;
One precompile module: the precompile process that realizes tested logic;
One line module: comprise tested logic, bus functional model and some emulation use-cases, provide by the user;
One code coverage rate results analyses module: code coverage interpretation of result and the function of reporting of realizing the tested logic in emulation use-case execution back;
Described primary module scheduling precompile module is carried out precompile to tested logic, produces the precompile file that is fit to code coverage rate analysis;
The emulation use-case that described primary module dispatched users provides by bus functional model simulation peripheral devices and logic interfacing, provides required various excitations to tested logic, carries out emulation testing, and test result is sent in the results analyses module analyze.
Said system of the present invention also includes:
One instrument support module: providing needs some exemplary functions of using in scheduling logic emulation and the code coverage rate analysis process, dispatched by described primary module;
One simulation configurations module: the configuration item that needs in the simulation process is provided, dispatches by described primary module.
Adopt method and system of the present invention, can realize logical simulation and the robotization of code coverage rate analysis whole process.
Description of drawings
Fig. 1 is a system construction drawing of the present invention;
Fig. 2 is the inventive method embodiment process flow diagram;
Fig. 3 is the bibliographic structure synoptic diagram among the inventive method embodiment.
Embodiment
Fig. 1 is logical simulation of the present invention and code coverage rate analysis system architecture synoptic diagram, is in the frame of broken lines " user provides part ".
As shown in the figure, primary module is mainly realized the configuration of some environmental variances, and to the scheduling feature of each submodule.
The instrument support module provides needs some exemplary functions of using in scheduling logic emulation and the code coverage rate analysis process, dispatched by described primary module; For example: support the user freely to select whether need the start-up code coverage rate analysis, support automatic search logic code file and allow the user according to particular demands adjust logical file that needs carry out coverage rate analysis, support search emulation set of uses case automatically and according to user's particular demands adjust needs are carried out in this emulation emulation use-case, support the emulation compilation process selection, support to create automatically with configuration emulation catalogue, support file to the conversion of tabulation, support the files in batches copy and delete, or the like.
Simulation configurations provides the configuration item that needs in the simulation process, is dispatched by described primary module.For example: some other specific properties of code coverage rate analysis in the file of preserving after the required design document of configuration code coverage rate analysis, configuration original coverage rate file to be loaded, the configuration emulation of coverage rate as a result, the configuration simulation process, or the like.
The precompile module realizes the precompile process of tested logic, for example: support the user that all logical codes are selected required code coverage type in batches, supported the user to select the code coverage type of different analysis depth, support user that different statement types and logical operator are selected whether to carry out code coverage rate analysis according to the difference of importance of logical code, or the like.
The code coverage results analyses module realizes the code coverage interpretation of result and the function of reporting of the tested logic in emulation use-case execution back, for example: support the file of coverage rate as a result of each emulation use-case consistent with its title, support in the emulation set of uses case all as a result the coverage rate file automatic merging, support the user to select the code coverage type of being concerned about and provide the coverage rate report, the type of supporting the user to select to be concerned about carries out the ordering of code file, or the like.
The user provides part mainly to comprise: contents such as tested logic (DUT), Share Model, BFM (Bus FunctionalModel, bus functional model), emulation use-case.
Tested logic: the measurand of being paid close attention in the logical simulation test activity, its principal mode are the comprehensively RTL codes towards programmable logic chip;
Share Model: its code form and DUT are similar, and this part can be some mature designs, or some the commercial IP modules and the DUT that are provided by chip business etc. constitute complete logic together.This part is not main perpetual object in the logic testing activity, generally no longer carries out code coverage rate analysis yet;
BFM: bus functional model, be an important component part of simulation test platform (TestBench), the interface of simulation peripheral devices and logic provides required various excitations to logic, and catch the response results of logic, send in the results analyses module and analyze.BFM can be by language compilation that can be comprehensive, also can be by senior language compilation such as C, C++, SystemC;
The emulation use-case: the test case of carrying out in artificial activity, the operation of emulation use-case is controlled by script.Start script, have that one or more excitations produce scripts, script, interpretation of result script etc. are carried out in emulation comprising one, start scripts such as script sequential scheduling excitation generation, emulation execution, interpretation of result.For each emulation use-case, its title that starts script is all identical, is convenient to primary module (dispatching algorithm module) it is carried out scheduled for executing; But its configuration parameter has difference, realizes different Simulation Control respectively, finishes different functional tests.
As shown in Figure 2, be the process flow diagram of the inventive method one specific embodiment, wherein primary module is the computer program of realizing with script, comprises following concrete steps:
(1) primary module is provided with the logic item Path, creates bibliographic structure shown in Figure 3, in the lump referring to Fig. 3, comprising:
First class catalogue:
Project_name---concrete logical term purpose title;
Second-level directory:
Bfm---deposit emulation BFM file;
Rm---deposit the required reference model of emulation, be option;
Rtl---deposit tested logic;
Sim---simulated environment place catalogue comprises four three grades of catalogues;
Sim_work---simulation work storehouse;
Cov_work---code coverage rate analysis work storehouse;
Report---deposit the code coverage report;
Log---deposit some useful log information that produce in the process;
In addition, the sim catalogue is also deposited simulation configurations file, precompile script, code coverage interpretation of result script.
Tests---emulation use-case place catalogue.Comprise a plurality of three grades of catalogues.Recommend three grades of catalogue names consistent, the startup script name of each emulation use-case unified (for example, can unify to be start.tcl) with concrete emulation use-case title.
Tools---deposit the instrument script that may use in emulation and the code coverage rate analysis process.
(2) primary module provides the user browser interface, with this tested logic (DUT), BFM, Share Model, simulation configurations module, precompile module, code coverage results analyses module, emulation use-case etc. are copied under the respective paths from other place, also can append and configuration respectively by the user is manual;
(3) primary module is provided with the code coverage rate analysis process control, i.e. whether configuration carries out the gauge tap (code_cov_flag) of code coverage rate analysis, and its value is " 0 " or " 1 ";
(4) if the gauge tap of code coverage rate analysis is " 0 ", then forward step (20) to, otherwise execution in step (5);
(5) search logical code file under the. rtl catalogue automatically, and its index is written to an index file (instr_index.f);
(6) primary module ejects dialog box, and whether the inquiry user needs to revise this index file (promptly whether will carry out code coverage rate analysis to all logical code files of listing in the index file); Revise if desired, execution in step (7), otherwise go to step (8);
(7) open this document by text editor, for user's modification, user's modification finishes, preserves withdraw from after, can be by " affirmations " button, the downward execution of program is to (8); " affirmation " button is invalid in the modification process;
(8) eject whether carry out " precompile " process selector button, select whether to carry out precompile for the user.If logical code is change not, the precompile process only need carry out once getting final product; If select to carry out precompile, then program is carried out (9) downwards, otherwise turns to (10);
(9) start the precompile module,, produce corresponding precompile file according to the relevant configuration of being carried out in this module;
(10) eject " the emulation compiling is selected " button, the user selects whether to carry out the emulation compiling as required, as not, then goes to step (12);
(11) if the code coverage rate analysis gauge tap is 1, then compile the precompile code, the user also can select Share Model, BFM module as required, call the emulation compilation script, select to carry out compilation process, by " affirmation " button, program is carried out associative operation afterwards;
(12) primary module is searched for the emulation use-case title below the emulation set of uses case. tests automatically, and is written to emulation use-case index (tst_index.f);
(13) primary module ejects graphic user interface, selects whether to need to make amendment the tabulation of emulation use-case for the user, if, execution in step (14); Otherwise, go to step (15);
(14) open this index file by text editor, for user's modification; User's modification finishes, preserve withdraw from after, by " affirmation " button, program is carried out downwards, " affirmation " button is invalid in the modification process;
(15), set label N, initialization N=1 for each emulation use-case according to amended emulation use-case index file (tst_index.f);
(16) primary module, sequential scheduling are carried out the startup script under each use-case catalogue; In starting script, carry out the required relevant configuration of this emulation use-case, and scripts such as sequential scheduling excitation generation, emulation execution, interpretation of result, the execution of this emulation use-case finished;
(17) the coverage rate destination file after the current emulation use-case of preservation is carried out;
(18) judge whether N is the index file tail, if all use-cases in the index are finished, then turns to (19), otherwise, make N=N+1, go to step (16);
(19) scheduling code coverage results analyses module according to the configuration of being carried out, provides the code coverage result report that whole emulation use-cases are finished afterwards total;
(20) EOP (end of program).
By above-mentioned automatic scheduling method, can realize need carrying out in the configuration of logic item Path and associative directory, the tested logic selection of scheduling, the emulation compilation process of the redefining of file, the precompile process of code coverage rate analysis, the rename that needs the code coverage destination file after the automatically performing of the redefining of the emulation use-case carried out, emulation use-case, each emulation use-case are carried out, the merging of code coverage result data, and the generation of code coverage rate analysis report.
In said method, may need the configuration item that changes for the user, by " instrument support module ", provide corresponding GUI (Graphic User Interface, graphic user interface) interface, freely dispose as required for the user.
Like this, both can give the very big degree of freedom of user, dispose accordingly according to actual needs, and do not need also guarantee the automatic, efficient of user's configuration section to carry out.Under the situation that designs the emulation use-case, by the automatic scheduling of primary module, the emulation of all emulation use-cases and code coverage rate analysis process can be automatically performed and finish, and offer a complete code coverage rate analysis report of user.
Each module in the inventive method can be passed through script (as: TCL etc.) and realize, also can realize by the C language.
The above; only for the preferable embodiment of the present invention, but protection scope of the present invention is not limited thereto, and anyly is familiar with those skilled in the art in the technical scope that the present invention discloses; the variation that can expect easily or replacement all should be encompassed within protection scope of the present invention.Therefore, protection scope of the present invention should be as the criterion with the protection domain of claims.
Claims (7)
1, the method for a kind of automatic schedule logic simulation and code coverage rate analysis comprises the following steps:
11) use a primary module that tested logic is carried out precompile, produce the precompile file that is fit to code coverage rate analysis;
12) whole emulation use-cases of providing of described primary module dispatched users generate an emulation use-case index list;
13) described primary module is carried out each emulation use-case in proper order according to above-mentioned emulation use-case index list, and tested logic is carried out emulation testing;
14) described primary module obtains the code coverage result after each emulation use-case is carried out according to the precompile file and preserves.
2, the method for claim 1 is characterized in that: also include the following step:
The code coverage result is exported to a code coverage rate results analyses module, realize the code coverage interpretation of result of the tested logic in emulation use-case execution back and provide analysis report by this results analyses module.
3, method as claimed in claim 2 is characterized in that: described primary module realizes that by script the operation of emulation use-case is to be controlled by script in computing machine; Wherein primary module is carried out the concrete grammar of each emulation use-case and is:
Sequential scheduling is carried out the startup script under each use-case catalogue;
In starting script, carry out the required relevant configuration of this emulation use-case;
Sequential scheduling excitation generation, emulation execution, interpretation of result script are finished the execution of this emulation use-case.
4, method as claimed in claim 3 is characterized in that:
Described primary module carries out the path to tested logic project and emulation use-case and is provided with and the structure that creaties directory, and tested logic and emulation use-case is copied under the respective paths preserve; Automatically generate emulation use-case name list; Primary module is searched for emulation use-case title automatically, is written to emulation use-case index list, and ejects graphic user interface, selects whether need to carry out the emulation use-case for the user and revises.
Whether 5, method as claimed in claim 4 is characterized in that: described primary module is provided with the gauge tap of code coverage rate analysis, select to need code coverage is analyzed for the user.
6, the system of a kind of automatic schedule logic simulation and code coverage rate analysis is characterized in that comprising:
One primary module: realize scheduling to each module in the system;
One precompile module: the precompile process that realizes tested logic;
One line module: comprise tested logic, bus functional model and some emulation use-cases, provide by the user;
One code coverage rate results analyses module: code coverage interpretation of result and the function of reporting of realizing the tested logic in emulation use-case execution back;
Described primary module scheduling precompile module is carried out precompile to tested logic, produces the precompile file that is fit to code coverage rate analysis;
The emulation use-case that described primary module dispatched users provides by bus functional model simulation peripheral devices and logic interfacing, provides required various excitations to tested logic, carries out emulation testing, and test result is sent in the results analyses module analyze.
7, system as claimed in claim 6 is characterized in that described system also includes:
One instrument support module: providing needs some exemplary functions of using in scheduling logic emulation and the code coverage rate analysis process, dispatched by described primary module;
One simulation configurations module: the configuration item that needs in the simulation process is provided, dispatches by described primary module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100790302A CN100370465C (en) | 2004-09-04 | 2004-09-04 | Method and system for automatic schedule logic simulation and code coverage rate analysis |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100790302A CN100370465C (en) | 2004-09-04 | 2004-09-04 | Method and system for automatic schedule logic simulation and code coverage rate analysis |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1744092A true CN1744092A (en) | 2006-03-08 |
| CN100370465C CN100370465C (en) | 2008-02-20 |
Family
ID=36139461
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100790302A Expired - Fee Related CN100370465C (en) | 2004-09-04 | 2004-09-04 | Method and system for automatic schedule logic simulation and code coverage rate analysis |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100370465C (en) |
Cited By (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100428252C (en) * | 2006-09-14 | 2008-10-22 | 华为技术有限公司 | System and method for testing and measuring percentage of coverage of function |
| CN101989311A (en) * | 2010-09-03 | 2011-03-23 | 王振国 | Simulate coverage rate statistical method and device based on hardware |
| CN101593217B (en) * | 2008-05-27 | 2012-05-09 | 中兴通讯股份有限公司 | Testing device and method for recording simulation waveforms |
| CN102541830A (en) * | 2010-12-21 | 2012-07-04 | 深圳市恒扬科技有限公司 | Method and device for generating simulation report in simulation platform |
| CN102567551A (en) * | 2010-12-14 | 2012-07-11 | 苏州工业园区谱芯科技有限公司 | Evaluating system and method for testing coverage rate |
| CN102622471A (en) * | 2012-02-22 | 2012-08-01 | 山东华芯半导体有限公司 | Integrated circuit front-end verification method |
| CN102737143A (en) * | 2012-04-09 | 2012-10-17 | 李姮乐 | Verification method of digital integrated circuit design |
| CN103246601A (en) * | 2012-02-10 | 2013-08-14 | 腾讯科技（深圳）有限公司 | Testing method and device |
| WO2014180396A1 (en) * | 2013-12-06 | 2014-11-13 | 中兴通讯股份有限公司 | Code coverage rate processing method and device |
| CN105045698A (en) * | 2015-07-27 | 2015-11-11 | 浪潮集团有限公司 | Method for analyzing chip verification progress by using MATPLOTLIB of PYTHON |
| CN105100127A (en) * | 2014-04-22 | 2015-11-25 | 国际商业机器公司 | Device and method for verifying application deployment topology of cloud computing environment |
| CN109144668A (en) * | 2018-08-06 | 2019-01-04 | 华大半导体有限公司 | RFID emulates use-case implementation method and device |
| CN110008115A (en) * | 2019-02-27 | 2019-07-12 | 北京三快在线科技有限公司 | Code coverage statistical method, device, electronic equipment and readable storage medium storing program for executing |
| CN110688269A (en) * | 2019-09-12 | 2020-01-14 | 武汉极目智能技术有限公司 | RTL code automatic verification device and method adopting AXI bus interface |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102540047B (en) * | 2010-12-14 | 2015-04-22 | 苏州工业园区谱芯科技有限公司 | Assessment method for test coverage |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1300698C (en) * | 2003-01-17 | 2007-02-14 | 华为技术有限公司 | Statistical method for covering rate of embedded system |
| CN1494122A (en) * | 2003-07-11 | 2004-05-05 | 中国科学院计算技术研究所 | Observable covering evaluation method of parameter quoted fixed value chain based on reinforcing type |
-
2004
- 2004-09-04 CN CNB2004100790302A patent/CN100370465C/en not_active Expired - Fee Related
Cited By (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100428252C (en) * | 2006-09-14 | 2008-10-22 | 华为技术有限公司 | System and method for testing and measuring percentage of coverage of function |
| CN101593217B (en) * | 2008-05-27 | 2012-05-09 | 中兴通讯股份有限公司 | Testing device and method for recording simulation waveforms |
| CN101989311A (en) * | 2010-09-03 | 2011-03-23 | 王振国 | Simulate coverage rate statistical method and device based on hardware |
| CN101989311B (en) * | 2010-09-03 | 2012-07-04 | 王振国 | Simulate coverage rate statistical method and device based on hardware |
| CN102567551A (en) * | 2010-12-14 | 2012-07-11 | 苏州工业园区谱芯科技有限公司 | Evaluating system and method for testing coverage rate |
| CN102541830B (en) * | 2010-12-21 | 2013-12-25 | 深圳市恒扬科技有限公司 | Method and device for generating simulation report in simulation platform |
| CN102541830A (en) * | 2010-12-21 | 2012-07-04 | 深圳市恒扬科技有限公司 | Method and device for generating simulation report in simulation platform |
| CN103246601B (en) * | 2012-02-10 | 2018-01-09 | 腾讯科技（深圳）有限公司 | Method of testing and device |
| CN103246601A (en) * | 2012-02-10 | 2013-08-14 | 腾讯科技（深圳）有限公司 | Testing method and device |
| CN102622471B (en) * | 2012-02-22 | 2014-07-09 | 山东华芯半导体有限公司 | Integrated circuit front-end verification method |
| CN102622471A (en) * | 2012-02-22 | 2012-08-01 | 山东华芯半导体有限公司 | Integrated circuit front-end verification method |
| CN102737143A (en) * | 2012-04-09 | 2012-10-17 | 李姮乐 | Verification method of digital integrated circuit design |
| CN102737143B (en) * | 2012-04-09 | 2014-12-03 | 李姮乐 | Verification method of digital integrated circuit design |
| WO2014180396A1 (en) * | 2013-12-06 | 2014-11-13 | 中兴通讯股份有限公司 | Code coverage rate processing method and device |
| CN105100127A (en) * | 2014-04-22 | 2015-11-25 | 国际商业机器公司 | Device and method for verifying application deployment topology of cloud computing environment |
| US10324709B2 (en) | 2014-04-22 | 2019-06-18 | International Business Machines Corporation | Apparatus and method for validating application deployment topology in cloud computing environment |
| CN105045698A (en) * | 2015-07-27 | 2015-11-11 | 浪潮集团有限公司 | Method for analyzing chip verification progress by using MATPLOTLIB of PYTHON |
| CN109144668A (en) * | 2018-08-06 | 2019-01-04 | 华大半导体有限公司 | RFID emulates use-case implementation method and device |
| CN110008115A (en) * | 2019-02-27 | 2019-07-12 | 北京三快在线科技有限公司 | Code coverage statistical method, device, electronic equipment and readable storage medium storing program for executing |
| CN110688269A (en) * | 2019-09-12 | 2020-01-14 | 武汉极目智能技术有限公司 | RTL code automatic verification device and method adopting AXI bus interface |
| CN110688269B (en) * | 2019-09-12 | 2023-03-14 | 武汉极目智能技术有限公司 | RTL code automatic verification device and method adopting AXI bus interface |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100370465C (en) | 2008-02-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1744092A (en) | Method and system for automatic schedule logic simulation and code coverage rate analysis | |
| US20130205172A1 (en) | Integrated System and Method for Validating the Functionality and Performance of Software Applications | |
| CN101526919B (en) | Method for generating script files to test Web application software and device thereof | |
| CN1731747A (en) | Automatization testing frame system and method | |
| CN1368693A (en) | Method and equipment for global software | |
| CN1737598A (en) | Method and apparatus for configuration of automated debug of in-circuit tests | |
| US20120198421A1 (en) | Testing Lifecycle | |
| CN102576432A (en) | Automated test execution plan generation | |
| CN109446059A (en) | The generation method and device of test template script | |
| CN101042645A (en) | Method, equipment and system for unionize software development environment | |
| CN1577274A (en) | Automation emulation method and system | |
| CN105740132B (en) | Software package source automatic analysis method based on modification daily record | |
| CN1752934A (en) | Compiler, compilation method, and compilation program | |
| JP2013113663A (en) | Test module generation device, test procedure generation device, generation method, program, and test device | |
| CN1866219A (en) | System and method for testing measured object based on automatic test script | |
| CN1991765A (en) | Developing apparatus and method for hand-held terminal application program | |
| CN110674083A (en) | Workflow migration method, device, equipment and computer readable storage medium | |
| CN100346315C (en) | Three dimension mode construction software automatic testing method based on script | |
| CN1805424A (en) | Gridding emulation method and its emulator | |
| CN1523660A (en) | Bidirectional technique system of integrated circuit design | |
| CN101047555A (en) | Detection method for quality of equipment | |
| CN1900910A (en) | Identifying method of multiple target branch statement through jump list in binary translation | |
| CN1862267A (en) | Method for checking circuit schematic diagram | |
| CN1946039A (en) | Method and device for analyzing command line back display information based on template volume | |
| US20090241075A1 (en) | Test chip validation and development system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080220 Termination date: 20160904 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |