The detailed description of concrete embodiment and invention
Though specific embodiment of the present invention will be described below, following description just illustrates principle of the present invention, rather than limits the invention to the description of following specific embodiment.
Note following:
(1) Fig. 3 and Fig. 4 show respectively has the production technology of metallization silicon of antistatic diode of the NPN that comprises insulating barrier and PN type and the production of the metallization chip that has the antistatic diode that technology can be applied to other, for example, the metallization silicon that has the antistatic diode of naked NPN type, the metallization silicon that has the antistatic diode of naked PN type has the metallization silicon of the antistatic NPN diode that comprises door (gate) and insulating barrier.
(2) Fig. 7 and Fig. 8 show respectively has the production technology of LED through hole back-off core wire sheet of antistatic diode of the NPN that comprises insulating barrier and PN type and the production of the LED through hole back-off core wire sheet that has the antistatic diode that technology can be applied to other, for example, the LED through hole back-off core wire sheet that has the antistatic diode of naked NPN type, the LED through hole back-off core wire sheet that has the antistatic diode of naked PN type has the LED through hole back-off core wire sheet of the antistatic diode of the NPN type that comprises door (gate) and insulating barrier.
(3) the invention provides the concrete embodiment that the IC device on LED and the silicon wafer is integrated.
Fig. 1 a shows first concrete embodiment of LED through hole back-off core wire sheet formerly.LED through hole back-off core wire sheet 100 comprises led chip 101 and silicon support substrate chip 107.The electrode 102 of led chip 101 respectively with silicon supports first and second electrodes 108 substrate chip 107 on 106 be connected by bonding dish 103 with 105 with 104.Bonding dish 103 and 105 includes, but are not limited to: eutectic bonding (eutecticbonding), plant gold ball bond (gold stud bump), and conductive adhesive, etc.Electrode 108 and 106 is mutual electric insulations.First and second electrodes 108 and 106 respectively by through hole/metal filled up plug 109 and 112 and silicon support third and fourth electrode 110 and 111 on second of substrate chip 107 to electrically connect.
Fig. 1 b shows second concrete embodiment of LED through hole back-off core wire sheet formerly.Second concrete embodiment is identical with first concrete embodiment basically.Difference is: in second concrete embodiment, silicon supports the size of substrate chip 122 greater than led chip 121; The quantity of the through hole/metal filled up plug 123 in second concrete embodiment is greater than 1.
Fig. 2 a shows first concrete embodiment of the metallization silicon of the antistatic diode that has the NPN type, promptly has the metallization silicon 200 of the antistatic diode of naked NPN type.The antistatic diode that has naked NPN type in the metallization first of silicon 200, this diode comprise two n- quadrants 202 and 204 that separated by P zone 203.First and second electrodes 201 and 205 on first electrically connect with two n- quadrants 202 and 204 respectively.First and second electrodes 201 and 205 respectively by through hole/metal filled up plug 206 and 208 and metallization second of chip 200 on third and fourth electrode 207 and 209 electrically connect.Therefore, first electrode 201, n-quadrant 202, through hole/metal filled up plug 206 and third electrode 207 electrically connect.Second electrode 205, n-quadrant 204, through hole/metal filled up plug 208 and the 4th electrode 209 electrically connect.First and second electrodes 201 and 205 electric insulations, third and fourth electrode 207 and 209 electric insulations.
Fig. 2 b shows second concrete embodiment of the metallization silicon of the antistatic diode that has the NPN type, promptly has the metallization silicon 210 of the antistatic diode of the NPN type that comprises insulating barrier.First the concrete embodiment with Fig. 2 a is identical basically for second concrete embodiment.Difference is: in second concrete embodiment, insulating barrier 211 covers whole P zone 203 and part n-quadrant 202 and part n-quadrant 204.First and second electrodes 201 and 205 on first cover the part of insulating barrier 211 respectively.
Fig. 2 c shows the 3rd concrete embodiment of the metallization silicon of the antistatic diode that has the NPN type, promptly has the metallization silicon 220 of the antistatic diode of the NPN type that comprises door (gate) and insulating barrier.First the concrete embodiment with Fig. 2 a is identical basically for the 3rd concrete embodiment.Difference is: insulating barrier 221 covers P zone 203 and part n-quadrant 202 and part n-quadrant 204, and door (gate) 222 is laminated on the insulating barrier 221, and insulating barrier 223 is laminated on the door 222.Insulating barrier 223 has predetermined shape and size, makes 205 insulation of door 222 and second electrode to make door 222 and first electrode 201 electrically connect.
Fig. 2 d shows first concrete embodiment of the metallization silicon of the antistatic diode that has the PN type, promptly has the metallization silicon 230 of the antistatic diode of naked PN type.The antistatic diode that has naked PN type on first of metallization silicon 230, the diode of this PN type comprise P zone 232 and n-quadrant 231.First and second electrodes 201 and 205 on first electrically connect with n-quadrant 231 and P zone 232 respectively.First and second electrodes 201 and 205 respectively by through hole/metal filled up plug 206 and 208 and metallization second of silicon 230 on third and fourth electrode 207 and 209 electrically connect.Therefore, first electrode 201, n-quadrant 231, through hole/metal filled up plug 206 and third electrode 207 electrically connect.Second electrode 205, P zone 232, through hole/metal filled up plug 208 and the 4th electrode 209 electrically connect.First and second electrodes 201 and 205 electric insulations, third and fourth electrode 207 and 209 electric insulations.
Fig. 2 e shows second concrete embodiment of the metallization silicon of the antistatic diode that has the PN type, promptly has the metallization silicon 240 of the antistatic diode of the PN type that comprises insulating barrier.First the concrete embodiment with Fig. 2 d is identical basically for second concrete embodiment.Difference is: in second concrete embodiment, and insulating barrier 242 cover part P zone 243 and part n-quadrant 241.First and second electrodes 201 and 205 on first cover the part of insulating barrier 242 respectively.
Fig. 3 shows the concrete embodiment of production technology of the metallization silicon of the diode that has an antistatic NPN type that comprises insulating barrier of the present invention.Same technology can be applied to produce the metallization silicon of other the antistatic diode that has the NPN type.
Fig. 3 a shows processing step one: stacked photoresist on first of silicon support substrate wafer 301, etching photoresist makes becomes predetermined figure 302 and 303, injects the P type and mixes, and forms P zone 304.Stripping photoresist 302 and 303.
Fig. 3 b shows processing step two: stacked again photoresist on first of silicon support substrate wafer 301, etching photoresist makes becomes predetermined figure 311,312 and 313.Inject the N type and mix, form n-quadrant 310 and 314.N- quadrant 310 and 314 is respectively in the both sides in P zone 304.
Fig. 3 c shows processing step three: stripping photoresist 311,312 and 313.So far, the silicon wafer that has the antistatic diode of naked NPN type is made, if this silicon wafer is continued to carry out metallization, then obtains having the metallization silicon wafer of the antistatic diode of naked NPN type.
Fig. 3 d shows processing step four: stacked again photoresist on first of silicon support substrate wafer, etching photoresist makes becomes predetermined figure 322 and 323.Stacked insulating barrier 321.Insulating barrier 321 covers whole P zone 304 and part n-quadrant 310 and part n-quadrant 314. Stripping photoresist 322 and 323.
Fig. 3 e shows processing step five: stacked first and second electrodes 330 and 333 on first of silicon support substrate wafer, stacked third and fourth electrode 332 and 335 on second.First electrode 330 and n-quadrant 310 electrically connect and cover the part of insulating barrier 321.Second electrode 333 and n-quadrant 314 electrically connect and cover the part of insulating barrier 321.Form through hole/metal filled up plug 331 and 334.Through hole/metal filled up plug 331 connects first electrode 330 and third electrode 332; Through hole/metal filled up plug 334 connects second electrode 333 and the 4th electrode 335.
Notice that (1) insulating barrier 321 is dispensable, when not having insulating barrier 321, first and second electrodes 330 and 333 do not electrically connect with P zone 304; (2) can continue to implement following technology: laminate door on insulating barrier 321 (gate), go up stacked second insulating barrier (not having the show gate (gate) and second insulating barrier among Fig. 3) at door (gate).First electrode 330 and door (gate) and n-quadrant 310 electrically connect and cover the part of second insulating barrier.Second electrode 333 and n-quadrant 314 electrically connect and cover the part of second insulating barrier, but with door (gate) and regional 304 electric insulations of P.So far, the silicon wafer that has the antistatic diode of the NPN type that comprises door (gate) and insulating barrier is made, if this silicon wafer is continued to carry out metallization, then obtains having the metallization silicon wafer of the antistatic diode of the NPN type that comprises door (gate) and insulating barrier.
Fig. 4 a shows processing step one: stacked photoresist on first of silicon support substrate wafer 401, etching photoresist makes becomes predetermined figure 402 and 403, injects the P type and mixes, and forms P zone 404.Stripping photoresist 402 and 403.
Fig. 4 b shows processing step two: stacked again photoresist on first of silicon support substrate wafer 401, etching photoresist makes becomes predetermined figure 411 and 412.Inject the N type and mix, form n-quadrant 410.
Fig. 4 c shows processing step three: stripping photoresist 411 and 412.So far, the silicon wafer that has the antistatic diode of naked PN type is made, if this silicon wafer is continued to carry out metallization, then obtains having the metallization silicon wafer of the antistatic diode of naked PN type.
Fig. 4 d shows processing step four: stacked again photoresist on first of silicon support substrate wafer, etching photoresist makes becomes predetermined figure 422 and 423.Stacked insulating barrier 421.Insulating barrier 421 cover part P zone 404 and part n-quadrant 410. Stripping photoresist 422 and 423.
Fig. 4 e shows processing step five: stacked first and second electrodes 430 and 433 on first of silicon support substrate wafer, stacked third and fourth electrode 432 and 435 on second.First electrode 430 and n-quadrant 410 electrically connect and cover the part of insulating barrier 421.Second electrode 433 and P zone 404 electrically connect and cover the part of insulating barrier 421.Form through hole/metal filled up plug 431 and 434.Through hole/metal filled up plug 431 connects first electrode 430 and third electrode 432; Through hole/metal filled up plug 434 connects second electrode 433 and the 4th electrode 435.
Notice that insulating barrier 421 is dispensable, when not having insulating barrier 421, first and second electrodes 430 and 433 are wanted mutual electric insulation.
Fig. 5 shows that the metallization silicon that has the antistatic diode of the present invention is applied to four concrete embodiments of LED back-off core wire sheet.Same structure can be applied to other metallization silicon that has the antistatic diode and other semiconductor back-off core wire sheet.
Fig. 5 a shows that the metallization silicon that has the antistatic diode of the NPN type that comprises insulating barrier of the present invention is applied to first concrete embodiment of led chip.Led chip 501 has two electrodes 502 and 503.The metallization silicon 511 that has the antistatic diode of the NPN type that comprises insulating barrier has first and second electrodes 512 and 513.These two electrodes respectively with two electrodes 502 and 503 bondings of led chip 501.The metallization silicon 511 that has an antistatic diode of the NPN type that comprises insulating barrier has the structure identical with the metallization silicon 210 of Fig. 2 b.
In this concrete embodiment, metallization silicon 511 is of similar shape and size with led chip 501.
Fig. 5 b shows that the metallization silicon that has the antistatic diode of the NPN type that comprises insulating barrier of the present invention is applied to second concrete embodiment of led chip.Led chip 521 has two electrodes 522 and 523, these two electrodes respectively with the metallization silicon 531 first and second electrodes 532 and 533 bondings.In this concrete embodiment, the size of metallization silicon 531 is greater than led chip 521, and both promptly can be of similar shape, and also can have shape inequality.The structure of metallization silicon 531 is identical with the metallization silicon 210 of Fig. 2 b.
Notice that though the metallization silicon that Fig. 5 a and Fig. 5 b show has the antistatic diode of the NPN type that comprises insulating barrier, the metallization silicon also can have the antistatic diode of other NPN type.The antistatic diode of other NPN type includes, but not limited to have the antistatic diode of naked NPN type, has the antistatic diode of the NPN type that comprises door (gate) and insulating barrier, etc.
Fig. 5 c shows that the metallization silicon that has the antistatic diode of the PN type that comprises insulating barrier of the present invention is applied to first concrete embodiment of led chip.Led chip 541 has two electrodes 542 and 543.The metallization silicon 551 that has the antistatic diode of the PN type that comprises insulating barrier has first and second electrodes 552 and 553.These two electrodes respectively with two electrodes 542 and 543 bondings of led chip 541.In this concrete embodiment, metallization silicon 551 is of similar shape and size with led chip 541.Metallization silicon 551 has the structure identical with the metallization silicon 240 of Fig. 2 e.
Fig. 5 d shows that the metallization silicon that has the antistatic diode of the PN type that comprises insulating barrier of the present invention is applied to second concrete embodiment of led chip.Led chip 561 has two electrodes 562 and 563.The metallization silicon 571 that has the antistatic diode of the PN type that comprises insulating barrier has first and second electrodes 572 and 573.First and second electrodes 572 and 573 of metallization silicon 571 respectively with two electrodes 562 and 563 bondings of led chip 561.In this concrete embodiment, the size of metallization silicon 571 is greater than led chip 561, and both promptly can be of similar shape, and also can have shape inequality.Metallization silicon 571 has the structure identical with the metallization silicon 240 of Fig. 2 e.
Notice that though the metallization silicon that Fig. 5 c and Fig. 5 d show has the antistatic diode of the PN type that comprises insulating barrier, the metallization silicon also can have the antistatic diode of other PN type.The antistatic diode of other PN type includes, but not limited to the antistatic diode of naked PN type, etc.
Fig. 6 a shows that the metallization silicon that has the antistatic diode of the NPN type that comprises insulating barrier of the present invention is applied to the 3rd concrete embodiment of led chip.Led chip 601 has two electrodes 602 and 603.First mask of metallization silicon 611 that has the antistatic diode of the NPN type that comprises insulating barrier has first and second electrodes 612 and 613.These two electrodes respectively with two electrodes 602 and 603 bondings of led chip 601.Second mask of metallization silicon 611 has third and fourth electrode 615 and 616.The antistatic diode 614 that comprises the NPN type of insulating barrier is positioned on second of metallization silicon 611.Third and fourth electrode 615 and 616 electrically connects with two n- quadrants 617 and 618 of antistatic diode 614 respectively.
The metallization silicon 611 that has an antistatic diode of the NPN type that comprises insulating barrier has the structure identical with the metallization silicon 210 of Fig. 2 b.In this concrete embodiment, metallization silicon 611 is of similar shape and size with led chip 601.
Fig. 6 b shows that the metallization silicon that has the antistatic diode of the NPN type that comprises insulating barrier of the present invention is applied to the 4th concrete embodiment of led chip.Led chip 621 has two electrodes 622 and 623, these two electrodes respectively with the metallization silicon 631 first and second electrodes 632 and 633 bondings.Second mask of metallization silicon 631 has third and fourth electrode 635 and 636.The antistatic diode 634 that comprises the NPN type of insulating barrier is positioned on second of metallization silicon 631.Third and fourth electrode 635 and 636 electrically connects with two n- quadrants 637 and 638 of antistatic diode 634 respectively.
In this concrete embodiment, the size of metallization silicon 631 is greater than led chip 621, and both promptly can be of similar shape, and also can have shape inequality.The structure of metallization silicon 631 is identical with the metallization silicon 210 of Fig. 2 b.
Notice that though the metallization silicon that Fig. 6 a and Fig. 6 b show has the antistatic diode of the NPN type that comprises insulating barrier, the metallization silicon also can have the antistatic diode of other NPN type.The antistatic diode of other NPN type includes, but not limited to have the antistatic diode of naked NPN type, has the antistatic diode of the NPN type that comprises door (gate) and insulating barrier, etc.
Fig. 6 c shows that the metallization silicon that has the antistatic diode of the PN type that comprises insulating barrier of the present invention is applied to the 3rd concrete embodiment of led chip.Led chip 641 has two electrodes 642 and 643.The metallization silicon 651 that has the antistatic diode of the PN type that comprises insulating barrier has first and second electrodes 652 and 653.These two electrodes respectively with two electrodes 642 and 643 bondings of led chip 641.Second mask of metallization silicon 651 has third and fourth electrode 655 and 656.The antistatic diode 654 that comprises the PN type of insulating barrier is positioned on second of metallization silicon 651.Third and fourth electrode 655 and 656 electrically connects with the N of antistatic diode 654 and P zone 657 and 658 respectively.
In this concrete embodiment, metallization silicon 651 is of similar shape and size with led chip 641.Metallization silicon 651 has the structure identical with the metallization silicon 240 of Fig. 2 e.
Fig. 6 d shows that the metallization silicon that has the antistatic diode of the PN type that comprises insulating barrier of the present invention is applied to the 4th concrete embodiment of led chip.Led chip 661 has two electrodes 662 and 663.The metallization silicon 671 that has the antistatic diode of the PN type that comprises insulating barrier has first and second electrodes 672 and 673.First and second electrodes 672 and 673 of metallization silicon 671 respectively with two electrodes 662 and 663 bondings of led chip 661.Second mask of metallization silicon 671 has third and fourth electrode 675 and 676.The antistatic diode 674 that comprises the PN type of insulating barrier is positioned on second of metallization silicon 671.Third and fourth electrode 675 and 676 electrically connects with the N of antistatic diode 674 and P zone 677 and 678 respectively.
In this concrete embodiment, the size of metallization silicon 671 is greater than led chip 661, and both promptly can be of similar shape, and also can have shape inequality.Metallization silicon 671 has the structure identical with the metallization silicon 240 of Fig. 2 e.
Notice that though the metallization silicon that Fig. 6 c and Fig. 6 d show has the antistatic diode of the PN type that comprises insulating barrier, the metallization silicon also can have the antistatic diode of other PN type.The antistatic diode of other PN type includes, but not limited to the antistatic diode of naked PN type, etc.
The equivalent electric circuit that the antistatic diode 682 that Fig. 6 e shows the NPN type and led chip 681 are in parallel.The metallization silicon of led chip that is bonded together that Fig. 6 a and Fig. 6 b show and the antistatic diode that has the NPN type that comprises insulating barrier constitutes parallel circuits, and its equivalent electric circuit is by shown in Fig. 6 e.
The equivalent electric circuit that the antistatic diode 692 that Fig. 6 f shows the PN type and led chip 691 are in parallel.The metallization silicon of led chip that is bonded together that Fig. 6 c and Fig. 6 d show and the antistatic diode that has the PN type that comprises insulating barrier constitutes parallel circuits, and its equivalent electric circuit is by shown in Fig. 6 f.
Notice that the equivalent electric circuit that Fig. 6 e and Fig. 6 f show is applicable to led chip respectively and has the PNP that comprises other and the metallization silicon of the antistatic diode of PN type.The antistatic diode of other PNP and PN type includes, but not limited to the antistatic diode of naked NPN type, comprises the antistatic diode of the NPN type of door (gate) and insulating barrier, the antistatic diode of naked PN type, etc.
Fig. 7 a shows that production of the present invention has first concrete embodiment of technological process of the LED through hole back-off core wire sheet of antistatic diode.
Technological process 700: support at silicon on first of substrate wafer to form the ESD diode on the position corresponding with each led chip on the LED epitaxial wafer.The type of ESD diode includes, but not limited to the NPN type, the PN type.Each type includes, but not limited to naked NPN type, and naked PN type comprises the NPN type of insulating barrier, comprises the PN type of insulating barrier, comprises the NPN type of door (gate) and insulating barrier.The technological process that forms the ESD diode includes, but not limited to the technological process of the present invention that Fig. 3 shows, the technological process of the present invention that Fig. 4 shows.
Technological process 701: on first and second of silicon support substrate wafer, form one group one group electrode, promptly form the metallization silicon wafer.Every group of electrode comprises the electrode of two mutual insulatings.Every group of electrode on first is corresponding with the position of two electrodes of each corresponding led chip on the LED epitaxial wafer of follow-up bonding respectively.Every group of electrode on second respectively with when encapsulation follow-up bonding the position of each two heat sink electrode corresponding.Each electrode on first is coupled to an electrode by through hole/metal filled up plug with second upward corresponding electrode.Two electrodes of every group of electrode on described first link with two electrodes of corresponding each ESD diode respectively.
Technological process 702: bonding LED epitaxial wafer and metallization silicon wafer, two electrodes of each group in the metallization first of silicon wafer respectively with the LED epitaxial wafer on corresponding two electrode bondings of each led chip, form bonding LED/metallization silicon wafer.
Technological process 703: bonding LED/metallization silicon wafer is cut into the single LED through hole back-off core wire sheet that has the antistatic diode, and the size and dimension of metallization silicon is identical with led chip.
Fig. 7 b shows the sectional view of bonding LED of the present invention/metallization silicon wafer.Only show two led chips among the figure, LED1 chip 721 and LED2 chip 725.Metallization silicon wafer 720 has two electrodes 726 and 729 in two electrodes 722 and 724 corresponding positions with LED1 chip 721.Electrode 722 and 724 respectively with electrode 726 and 729 bondings.Electrode 726 and 729 respectively with metallization second of silicon wafer 720 on electrode 728 and 730 electrically connect by through hole/metal filled up plug 727 and 731.NPN antistatic diode 723 is between electrode 726 and 729, and two n-quadrants of NPN antistatic diode 723 electrically connect with electrode 726 and 729 respectively.
Notice that NPN antistatic diode also can be between electrode 728 and 730, two n-quadrants of NPN antistatic diode electrically connect with electrode 728 and 730 respectively.First concrete embodiment of the technological process that Fig. 7 shows also is applicable to led chip and has the PNP that comprises other and the metallization silicon of the antistatic diode of PN type.The antistatic diode of other PNP and PN type includes, but not limited to the antistatic diode of naked NPN type, comprises the antistatic diode of the NPN type of door (gate) and insulating barrier, the antistatic diode of naked PN type, etc.
Fig. 8 a shows that production of the present invention has second concrete embodiment of technological process of the LED through hole back-off core wire sheet of antistatic diode.
Technological process 800: on position corresponding on first of silicon support substrate wafer, form the ESD diode with each led chip.The type of ESD diode includes, but not limited to the NPN type, the PN type.Each type includes, but not limited to naked NPN type, and naked PN type comprises the NPN type of insulating barrier, comprises the PN type of insulating barrier, comprises the NPN type of door (gate) and insulating barrier.The technological process that forms the ESD diode includes, but not limited to the technological process of the present invention that Fig. 3 shows, the technological process of the present invention that Fig. 4 shows.
Technological process 801: on first and second of silicon support substrate wafer, form one group one group electrode, promptly form the metallization silicon wafer.Every group of electrode comprises the electrode of two mutual insulatings.Every group of electrode on first is corresponding with the position of two electrodes of each led chip of follow-up bonding respectively.Every group of electrode on second respectively with when encapsulation follow-up bonding the position of each two heat sink electrode corresponding.Each electrode on first is coupled to an electrode by through hole/metal filled up plug with second upward corresponding electrode.Two electrodes of every group of electrode on described first link with two electrodes of corresponding each ESD diode respectively.
Technological process 802: the preposition of each led chip of bonding to the metallization silicon wafer respectively, two electrodes of each group in the metallization first of silicon wafer respectively with corresponding two electrode bondings of each led chip, form bonding LED chip/metallization silicon wafer.
Technological process 803: bonding LED chip/metallization silicon wafer is cut into the single LED through hole back-off core wire sheet that has the antistatic diode along line of cut 832, the size of metallization silicon is greater than led chip, the shape of metallization silicon promptly can be with led chip identical, also can be different.
Fig. 8 b shows the sectional view of bonding LED of the present invention/metallization silicon wafer.Only show two led chips among the figure, LED1 chip 821 and LED2 chip 825.Metallization silicon wafer 820 has two electrodes 826 and 829 in two electrodes 822 and 824 corresponding positions with LED1 chip 821.Electrode 822 and 824 respectively with electrode 826 and 829 bondings.Electrode 826 and 829 respectively with metallization second of silicon wafer 820 on electrode 828 and 830 electrically connect by through hole/metal filled up plug 827 and 831.The NPN antistatic diode 823 that comprises insulating barrier comprises that two n-quadrants of the NPN antistatic diode 823 of insulating barrier electrically connect with electrode 826 and 829 respectively between electrode 826 and 829.
Notice that NPN antistatic diode also can be between electrode 828 and 830, two n-quadrants of NPN antistatic diode electrically connect with electrode 828 and 830 respectively.Second concrete embodiment of the technological process that Fig. 8 shows also is applicable to led chip and has the PNP that comprises other and the metallization silicon of the antistatic diode of PN type.The antistatic diode of other PNP and PN type includes, but not limited to the antistatic diode of naked NPN type, comprises the antistatic diode of the NPN type of door (gate) and insulating barrier, the antistatic diode of naked PN type, etc.
Top concrete description does not limit the scope of the invention, and only provides some specific illustrations of the present invention.Therefore covering scope of the present invention should be determined by claim and their legal equivalents, rather than by above-mentioned specific detailed description and embodiment decision.