CN1584629A - Balance-inhibited single-photon detecting circuit modules - Google Patents
Balance-inhibited single-photon detecting circuit modules Download PDFInfo
- Publication number
- CN1584629A CN1584629A CNA2004100247142A CN200410024714A CN1584629A CN 1584629 A CN1584629 A CN 1584629A CN A2004100247142 A CNA2004100247142 A CN A2004100247142A CN 200410024714 A CN200410024714 A CN 200410024714A CN 1584629 A CN1584629 A CN 1584629A
- Authority
- CN
- China
- Prior art keywords
- signal
- circuit
- apd
- balance
- detection circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Photometry And Measurement Of Optical Pulse Characteristics (AREA)
- Light Receiving Elements (AREA)
Abstract
A circuit module is composed of signal detection circuit, balance-suppression circuit and signal processing circuit. It is featured as sending detected signal to balance-suppression circuit which sends the signal to signal processing circuit, using two completely the same APD driving circuit form signal detection circuit.
Description
Technical field
The present invention relates to the quantum secret communication class, relate to the circuit module of the APD single photon detection that the kissing gate pulse of a kind of pair of APD balance suppresses concretely, realize the detection of near-infrared band single photon.
Background technology
Quantum secret communication is based on the communication of light quantum, information loads on the single photon, and transmit by single photon, unknown quantum state can not be cloned, measure quantum and can change quantum state, the listener-in just can not obtain information and not be found like this, and therefore in quantum secret communication, single photon detection has very important effect.The single-photon detector that uses in the quantum secret communication system mainly is an avalanche photo diode (APD).
In single photon detection, APD is operated under so-called " Geiger mode angular position digitizer ", and under this pattern, the bias voltage at avalanche photodide two ends when photon signal arrives APD, causes snowslide greater than avalanche voltage.In order to produce response to next photon signal, need take certain inhibition circuit, promptly be suppressed after snowslide is taken place, and make APD return to the state that receives photon.Usually the mode of taking has: passive inhibition, active suppress and the gate pulse suppression mode, and wherein passive suppression mode detection efficiency is low, noise is big; Initiatively suppression mode is mainly used in the detection of the time of arrival of light signal at random, also can be used for the detection of cyclical signal, but it is relevant with this body structure of APD, is not that all APD are suitable for; Usually adopt the gate pulse suppression mode when the detect cycle light signal, the gate pulse suppression mode does not require the APD structure, and it is relatively convenient, effective, also both economical to implement.The general gate pulse suppression mode that adopts in quantum secret communication, its detection efficiency is higher relatively, and noise is also relatively low.
Existing gate pulse suppression mode normally only adds gate pulse at APD one end, when gate pulse narrow, generally when 50ns is following, the signal that discharges and recharges of APD connects together, between do not have flat site, this moment is when having photon to arrive, the avalanche signal that APD produces will be superimposed upon it and discharge and recharge on the signal, because avalanche signal is much smaller with respect to discharging and recharging signal, have no idea to differentiate concussion that causes owing to burst pulse and the overshoot signal collection that can influence signal simultaneously; The portal vein of therefore existing gate pulse suppression mode is wide all than broad, when gate pulse during than broad discharging and recharging of APD one section smooth zone is arranged between the signal, if have photon to arrive at this section flat site, the avalanche signal that APD produces can be detected, but noise ratio is bigger, and the detection time precision is not accurate enough.Therefore occurred abroad realizing two APD balance suppression modes that the used module of circuit is very complicated, volume is very big but its balance suppresses.
Summary of the invention
The objective of the invention is at above-mentioned the deficiencies in the prior art part, provide a kind of simple in structure, volume is little, the circuit module that can under kissing gate pulse suppression mode, survey to near-infrared single photon, adopt two APD balance suppressor modes, can be under very narrow gate pulse situation, effectively offset that gate pulse produces discharge and recharge, overshoot and ring, identify faint comparatively speaking avalanche signal comparatively exactly.
The object of the invention realizes being finished by following technical scheme:
The present invention is made of signal detection circuit, balance inhibition circuit, signal processing circuit, and wherein the signal that is detected by signal detection circuit enters balance inhibition circuit, and balance suppresses circuit and passes the signal to signal processing circuit again.
Wherein signal detection circuit is made up of the on all four APD driving circuit of two-way, main effect is to utilize APD to survey light signal, and convert light signal to electric signal, the two-way driving circuit constitutes by sample resistance and avalanche photodide APD, wherein sample resistance one end links to each other with the APD anode, an other end ground connection, the APD negative electrode connects high pressure and door pulse signal.
It is that 1: 1 transformer is formed by two-wire and around, center tap, impedance ratio that balance suppresses circuit.Utilize transformer different name end can produce characteristic with the antipodal signal of original signal, overshoot and ring that gate pulse causes are offset, thereby take out avalanche signal.
Signal processing circuit by signal amplify, relatively, buffering, counting four parts constitute, signal enters comparer through after amplifying, the signal that is come out by comparer is through entering rolling counters forward after the buffering.
The invention has the advantages that structure is simple, volume is less, can realize the detection to the near-infrared band single photon, adopts two APD symmetric circuits, can survey two-way single photon signal simultaneously; Utilize transformer balance suppression mode, effectively offset concussion and overshoot that the pulse of high-amplitude kissing gate is caused, reduce noise, the detection efficiency height, noise is low, detection time precision height.
Summary of drawings
Accompanying drawing 1 utilizes the circuit theory diagrams of two avalanche photodide APD to single photon detection for the present invention;
Accompanying drawing 2 utilizes the circuit theory diagrams of two indium gallium arsenic avalanche photodide InGaAs-APD to single photon detection for the embodiment of the invention 1;
Accompanying drawing 3 is the embodiment of the invention 2 circuit theory diagrams;
Concrete technical scheme
Feature of the present invention and other correlated characteristic are described in further detail by embodiment below in conjunction with accompanying drawing, so that technician's of the same trade understanding:
Embodiment 1: as shown in Figure 2, present embodiment is made of signal detection circuit, balance inhibition circuit, signal processing circuit.Wherein the signal that is detected by signal detection circuit enters balance inhibition circuit, and balance suppresses circuit and passes the signal to signal processing circuit again.Entire circuit is connected to form by the on all four circuit symmetrical of two-way.
Above-mentioned signal detection circuit one routing resistance R1, avalanche photodide APD1 constitutes.Wherein R1 is a sample resistance, and the one end links to each other with the APD1 anode, an other end ground connection, and the APD1 negative electrode connects high pressure and door pulse signal.The other routing resistance R2 of signal detection circuit, avalanche photodide APD2 constitutes, and wherein R2 is a sample resistance, and the one end links to each other with the APD2 anode, an other end ground connection, the APD2 negative electrode connects high pressure and door pulse signal.The main effect of signal detection circuit is to utilize APD to survey light signal, and converts light signal to electric signal.
It is that 1: 1 transformer T constitutes by two-wire and around, center tap, impedance ratio that balance suppresses circuit, and its two input end links to each other with the anode of APD1, APD2 respectively.It act as and utilizes transformer different name end can produce characteristic with the antipodal signal of original signal, overshoot and ring that gate pulse causes are offset, and the two-way avalanche signal takes place at random in the signal detection circuit, utilizes this mistiming, thereby takes out avalanche signal.
Because avalanche signal is more weak, can't directly count, therefore need in the back this signal to be handled.Here, we have earlier carried out signal amplification, comparison, buffering (difference output realizes isolating) and have entered counter afterwards again.
Wherein a routing resistance R3, R5, R7, R8, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, capacitor C 1, C3, C4, C5, C6, C7, C8, transistor Q1, Q3, Q4, comparator C P1, inductance L 1, L2, L3, L5, the punching inductance L 4 that inductance value is very little (replacing with the stub cable line among the embodiment), cable P1 constitutes.Wherein resistance R 3, R5, R7, R8, capacitor C 1, C3, inductance L 1, transistor Q1 forms amplifying circuit; Resistance R 11, R12, R13, R15, R17, R18, comparator C P1, inductance L 2, L3, capacitor C 4, C5, C6, C7, C8 form comparator circuit: resistance R 14, R16, R19, R20, transistor Q3, Q4, inductance L 4, L5, cable P1 forms buffer circuit.Wherein resistance R 3 is connected between the emitter of output terminals A 3 of transformer and transistor Q1; C1, R5 parallel connection, an end connects the base stage of Q1, an other end ground connection; Inductance L 1 one ends link to each other with positive supply, and an other end links to each other with R7, R8; The other end of R7 links to each other with the collector of Q1; The other end of R8 links to each other with the base stage of Q1; Capacitor C 3 one ends connect the common port of L1 and R7, an other end ground connection; The positive input terminal of comparator C P1 links to each other with the collector of Q1, and the negative input end of comparer links to each other with output terminal in the middle of the adjustable resistance R12; R12 is connected between R11 and the ground; The other end of R11 links to each other with the positive supply input end of inductance L 2, capacitor C 5 and comparator C P1; The other termination positive supply of L2; The other end ground connection of C5; Capacitor C 4 is connected between the negative terminal and ground of comparer; Inductance L 3 is connected between the negative supply input end of negative supply and comparator C P1; Capacitor C 6 is connected between the negative supply input end and ground of comparator C P1; Resistance R 14 is connected between the base stage of the positive output end of CP1 and Q3; Resistance R 16 is connected between the base stage of the negative output terminal of CP1 and Q4; R13 one end links to each other with the positive output end of CP1, and an other end links to each other with an end of capacitor C 7, an end of resistance R 15 and the middle output terminal of adjustable resistance R17; The other end of capacitor C 7 links to each other with ground; The negative output terminal of another termination CP1 of resistance R 15; R17 one end links to each other with ground, and the other end links to each other with resistance R 18; The other end of R18 links to each other with resistance R 20, capacitor C 8, inductance L 5; The emitter of another termination of R20 Q3, Q4; C8 other end ground connection; Another termination negative supply of L5; Resistance R 19 is connected between the collector of Q3, Q4; The signal end of the collector stube cable P1 of Q3; The earth terminal of the collector stube cable P1 of Q4; The earth terminal of P1 is by L4 ground connection.
An other routing resistance R4, R6, R9, R10, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, capacitor C 2, C9, C10, C11, C12, C13, transistor Q2, Q5, Q6, comparator C P2, inductance L 6, L7, L9, the punching inductance L 8 that inductance value is very little, cable P2 constitutes.Wherein resistance R 4, R6, R9, R10, capacitor C 2, transistor Q2 forms amplifying circuit; Resistance R 21, R22, R23, R25, R27, R28, comparator C P2, inductance L 6, L7, capacitor C 9, C10, C11, C12, C13 form comparator circuit; Resistance R 24, R26, R29, R30, transistor Q5, Q6, inductance L 8, L9, cable P2 forms buffer circuit.
The connection of above-mentioned two-way circuit and the selection of components and parts are in full accord.
Present embodiment utilizes the single-photon detector of the gate pulse suppression mode of two avalanche photodide balances to realize the near-infrared single photon detection, and the components and parts of use can followingly be selected:
C1：0.1μF?C2：0.1μF?C3：0.1μF?C4：0.1μF?C5：0.1μF
C6：0.1μF?C7：0.1μF?C8：0.1μF?C9：0.1μF
C10：0.1μF?C11：0.1μF?C12：0.1μF?C13：0.1μF
R1：75Ω?R2：75Ω?R3：47Ω?R4：47Ω?R5：1kΩ
R6：1kΩ?R7：750Ω?R8：4.3kΩ?R9：4.3kΩ?R10：750Ω
R11：1kΩ?R12：2kΩ?R13：100Ω?R14：47Ω?R15：100Ω
R16：47Ω?R17：200Ω?R18：51Ω?R19：100Ω?R20：270Ω
R21：1kΩ?R22：2kΩ?R23：100Ω?R24：47Ω?R25：100Ω
R26：47Ω?R27：200Ω?R28：51Ω?R29：100Ω?R30：270Ω
L1：100μH L2：100μH?L3：100μH?L5：47μH
L6：100μH?L7：100μH?L9：47μH
Q1：c3355?Q2：c3355?Q3：c3355
Q4：c3355?Q5：c3355?Q6：c3355
CP1：AD96685 CP2：AD96685
L4: stub cable line L8: stub cable line
Embodiment 2: as shown in Figure 3, the present embodiment principle is identical with embodiment 1, is made of signal detection circuit, balance inhibition circuit, signal processing circuit, wherein is connected with balance between signal detection circuit and the signal processing circuit and suppresses circuit.Entire circuit is connected to form by the on all four circuit symmetrical of two-way.
Signal detection circuit wherein and balance suppress circuit and connect to form identically with embodiment 1, and different is that its signal amplification circuit adopts an integrated operational amplifier AMPL1 to replace triode Q1, and AMPL2 has replaced triode Q2; Its signal damping circuit is that buffer circuit adopts emitter following to replace original difference output.R3 connects output terminal of transformer and the input end of integrated operational amplifier AMPL1; R4 connects another output terminal of transformer and the input end of integrated operational amplifier AMPL2; R5 is connected between the negative input end and ground of AMPL1; R6 is connected between the negative input end and output terminal of AMPL1; R7 is connected between the negative input end and ground of AMPL2; R8 is connected between the negative input end and output terminal of AMPL2; R12 one end connects the positive output end of CP1, and the other end links to each other with the base stage of transistor Q1; R13 is connected between the emitter and ground of Q1; R17 one end connects the positive output end of CP2, and the other end links to each other with the base stage of transistor Q2; R18 is connected between the emitter and ground of Q2; Signal outputs to counter from the emitter of Q1, Q2.
Those skilled in the art obviously can recognize, are not limited to foregoing for signal amplification circuit here, as long as can realize amplifying, utilization transistor or operational amplifier integrated package (as opa300, opa842 etc.) all can; For signal damping (isolation) circuit, can utilize difference output, emitter following output, integrated package to realize isolating output etc. equally.
The condition of work that the foregoing description adopts is: add high pressure (is hanged down 2.5V～3V) than avalanche voltage approximately a little less than the avalanche voltage of avalanche photo diode (APD) in the circuit; Gate pulse is 3Vp-p, pulsewidth 2ns (testing 15ns, 8ns, three kinds of situations of 2ns in our experiment, only is example here with 2ns) repetition frequency 100kHz.
The foregoing description is divided into two kinds of duties: static state and avalanche condition.
When not adding gate pulse in the circuit, the APD both end voltage is lower than avalanche voltage, snowslide does not take place, circuit is in the quiescent operation state, at this moment, A1 (anode of APD1), 2 signals of A2 (anode of APD2) are the electric capacity charging signals, because APD1, APD2 characteristic are in full accord, so this two level point is identical, again through transformer T, the signal that A1 is ordered produces with the antipodal signal of signal own, produces and the identical signal of signal own at A3 point (end of the same name of A1) at A4 point (end of the same name of A2) respectively; The signal that A2 is ordered produces with the antipodal signal of signal own, produces and the identical signal of signal own at A4 point (end of the same name of A2) at A3 point (end of the same name of A1), because 2 signals of A1, A2 are identical, therefore offset fully at 2 signals of A3, A4, not output.
When having gate pulse to arrive in the circuit, the 2ns that continues in gate pulse is in the time, and 2 signals of A1, A2 are the signal that discharges and recharges of a 2ns, and the APD both end voltage surpasses avalanche voltage this moment, is operated under " Geiger mode angular position digitizer ", and single photon is responded.Suppose has a photon incident respectively among two APD this moment, owing to be operated under " Geiger mode angular position digitizer ", this photon excitation plays snowslide, resistance R 1, R2 has avalanche current to flow through, this moment A1, the A2 point has a faint avalanche signal to be superimposed upon original discharging and recharging on the signal, respectively again behind transformer T, in end generation of the same name and the identical signal of original signal separately, the different name end produces antipodal signal, owing to discharge and recharge signal and overshoot that gate pulse caused and shake identical, cancel out each other, and avalanche signal is because the time of origin difference, can't offset, therefore obtain the stack of the reverse signal of APD1 avalanche signal and APD2 avalanche signal at the A3 end, the A4 end obtains the stack of the reverse signal of APD2 avalanche signal and APD1 avalanche signal, and these two signals pass through Q1 (AMPL1) respectively, Q2 (AMPL2) is amplified into comparer; By regulating the comparative level of comparer, reverse signal separately can be eliminated, thereby take out avalanche signal, deliver to counter after through buffer circuit input/output terminal being isolated respectively again and count.
Claims (7)
1, a kind of pair of single photon detection circuit module that the APD balance suppresses, it is characterized in that this circuit module is made of signal detection circuit, balance inhibition circuit, signal processing circuit, wherein the signal that is detected by signal detection circuit enters balance inhibition circuit, and balance suppresses circuit and passes the signal to signal processing circuit again.
2, the single photon detection circuit module that suppresses of a kind of pair of APD balance according to claim 1 is characterized in that described signal detection circuit is made up of the on all four APD driving circuit of two-way.
3, the single photon detection circuit module of a kind of pair of APD balance inhibition according to claim 1 and 2, it is characterized in that described APD driving circuit is to be made of sample resistance and avalanche photodide APD, wherein sample resistance one end links to each other with the APD anode, an other end ground connection, the APD negative electrode connects high pressure and door pulse signal.
4, the single photon detection circuit module that suppresses of a kind of pair of APD balance according to claim 1 is characterized in that it is that 1: 1 transformer is formed by two-wire and around, center tap, impedance ratio that described balance suppresses circuit.
5, the single photon detection circuit module of a kind of pair of APD balance inhibition according to claim 1, it is characterized in that described signal processing circuit is to be connected to form by the on all four circuit symmetrical of two-way, amplifying, compare, cushion, count four parts by signal respectively constitutes, signal enters comparer through after amplifying, and the signal that is come out by comparer enters rolling counters forward through after cushioning.
6, the single photon detection circuit module that suppresses of a kind of pair of APD balance according to claim 1 or 5 is characterized in that described signal amplifying part can adopt integrated operational amplifier or adopt triode in dividing.
7, the single photon detection circuit module of a kind of pair of APD balance inhibition according to claim 1 is characterized in that described circuit module is to be connected to form by the on all four circuit symmetrical of two-way.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100247142A CN1306281C (en) | 2004-05-27 | 2004-05-27 | Balance-inhibited single-photon detecting circuit modules |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100247142A CN1306281C (en) | 2004-05-27 | 2004-05-27 | Balance-inhibited single-photon detecting circuit modules |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1584629A true CN1584629A (en) | 2005-02-23 |
| CN1306281C CN1306281C (en) | 2007-03-21 |
Family
ID=34600964
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100247142A Expired - Fee Related CN1306281C (en) | 2004-05-27 | 2004-05-27 | Balance-inhibited single-photon detecting circuit modules |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1306281C (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101170362B (en) * | 2007-11-08 | 2011-01-12 | 华东师范大学 | APD single photon detection circuit module |
| CN102998008A (en) * | 2012-11-28 | 2013-03-27 | 广东汉唐量子光电科技有限公司 | Symmetrical double-avalanche-photo-diode (APD) balanced near-infrared photon detector |
| CN103430533A (en) * | 2011-02-16 | 2013-12-04 | 保罗·谢勒学院 | Single photon counting detector system having improved counter architecture |
| CN105074500A (en) * | 2013-02-22 | 2015-11-18 | 阿雷瓦核废料回收公司 | Method for controlling the gain and zero of a multi-pixel photon counter device, and light-measuring system implementing said method |
| CN106840419A (en) * | 2017-01-23 | 2017-06-13 | 上海朗研光电科技有限公司 | The method for reducing near-infrared single photon detector afterpulse probability |
| CN111721429A (en) * | 2020-06-18 | 2020-09-29 | 南京大学 | Design for reducing SNSPD dark count based on double-line structure |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003142724A (en) * | 2001-11-02 | 2003-05-16 | Univ Nihon | Single photon detector |
| CN1228646C (en) * | 2003-07-18 | 2005-11-23 | 华东师范大学 | Single photon detector with high counting rate |
| CN1474502B (en) * | 2003-07-25 | 2010-05-05 | 华东师范大学 | Circuit module for producing low ripple APD bias voltage |
-
2004
- 2004-05-27 CN CNB2004100247142A patent/CN1306281C/en not_active Expired - Fee Related
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101170362B (en) * | 2007-11-08 | 2011-01-12 | 华东师范大学 | APD single photon detection circuit module |
| CN103430533A (en) * | 2011-02-16 | 2013-12-04 | 保罗·谢勒学院 | Single photon counting detector system having improved counter architecture |
| CN103430533B (en) * | 2011-02-16 | 2017-03-08 | 保罗·谢勒学院 | There is the single-photon counting detector system of improved counter structure |
| CN102998008A (en) * | 2012-11-28 | 2013-03-27 | 广东汉唐量子光电科技有限公司 | Symmetrical double-avalanche-photo-diode (APD) balanced near-infrared photon detector |
| CN105074500A (en) * | 2013-02-22 | 2015-11-18 | 阿雷瓦核废料回收公司 | Method for controlling the gain and zero of a multi-pixel photon counter device, and light-measuring system implementing said method |
| CN105074500B (en) * | 2013-02-22 | 2018-04-20 | 欧安诺循环 | For controlling the gain of more pixel photon counting equipments and the method for zero point and implementing the light measurement system of the method |
| CN106840419A (en) * | 2017-01-23 | 2017-06-13 | 上海朗研光电科技有限公司 | The method for reducing near-infrared single photon detector afterpulse probability |
| CN111721429A (en) * | 2020-06-18 | 2020-09-29 | 南京大学 | Design for reducing SNSPD dark count based on double-line structure |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1306281C (en) | 2007-03-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1229633C (en) | Detection circuit | |
| US9064981B2 (en) | Differential optical receiver for avalanche photodiode and SiPM | |
| CN108696256B (en) | Trans-impedance amplifier with rapid overload recovery function | |
| JP2017026615A (en) | Light receiving device with avalanche photodiodes in geiger mode and method for reading | |
| CN1306281C (en) | Balance-inhibited single-photon detecting circuit modules | |
| CN101674055B (en) | Self-adapting burst-mode signal receiving and regenerating amplifier | |
| CN113098458A (en) | High common mode transient suppression differential signal receiving circuit for high-voltage gate driving chip | |
| CN110829994A (en) | Weak pulse signal amplifying circuit | |
| CN100410636C (en) | Circuit modular of APD signle photon detection | |
| CN218673908U (en) | Balanced photoelectric detector | |
| CN104677511A (en) | Single-photon counting discriminator circuit with automatic threshold value control function | |
| CN112583365A (en) | Bit-sensitive trans-impedance amplifier with temperature compensation and automatic attenuation functions | |
| KR20020095446A (en) | Voltage comparing circuit | |
| CN102004003A (en) | High time resolution low noise single photon detector based on optical pulse synchronization | |
| US8598505B2 (en) | Method and apparatus for cancellation of transient voltage spike | |
| US10241948B2 (en) | Differential amplitude detector | |
| CN216873165U (en) | Detector circuit | |
| JP3277049B2 (en) | Particle detection circuit | |
| CN113670345B (en) | Low-noise photoelectric detection device for photoelectric current signal decomposition | |
| CN114189292B (en) | Power detection circuit, power amplifier module and radio frequency front end architecture | |
| CN211127736U (en) | Weak pulse signal amplifying circuit | |
| CN1124695C (en) | Sudden-occured mode digit-restoring circuit | |
| CN221726230U (en) | Laser receiving circuit and laser radar | |
| CN219417753U (en) | High count rate gamma detection circuit | |
| CN111442836A (en) | Low-noise laser receiver |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070321 Termination date: 20110527 |