CN1481013A - Method for forming groove isolation structure - Google Patents
Method for forming groove isolation structure Download PDFInfo
- Publication number
- CN1481013A CN1481013A CNA021319952A CN02131995A CN1481013A CN 1481013 A CN1481013 A CN 1481013A CN A021319952 A CNA021319952 A CN A021319952A CN 02131995 A CN02131995 A CN 02131995A CN 1481013 A CN1481013 A CN 1481013A
- Authority
- CN
- China
- Prior art keywords
- groove isolation
- isolation construction
- formation groove
- spin
- baking processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Element Separation (AREA)
Abstract
First, a substrate possessing at least one groove is provided. Next, a spin on glass (SOG) is filled into the groove, and first bake treatment is carried out for SOG. Next, Etching back SOG is carried out to certain depth. Then, second bake treatment is carried out for SOG. Finally, high-density plasma is formed on SOG in order to fill in groove.
Description
Technical field
The invention relates to a kind of method that forms groove isolation construction, particularly (aspect ratio, shallow trench isolation AR) is from (shallow trench isolation, STI) manufacture method relevant for a kind of high-aspect-ratio.
Background technology
In recent years, constantly dwindle and increase the integrated circuit integrated level, on wafer, can produce more and speed element faster along with the semiconductor element size.And no matter how downsizing of component size still must have suitably insulation or isolates between each element in chip, can obtain good component properties.The technology of this respect is commonly referred to as element separation technology (device isolation technology).In various element separation technology, localized oxidation of silicon method (LOCOS) and shallow channel isolation area (STI) processing procedure are the most normal adopted two kinds of technology, especially the latter have area of isolation little and finish after still keep advantage such as substrate flatness, quite valued recently especially semiconductor fabrication.
Traditionally, the shallow trench separation process is to utilize chemical vapour deposition (CVD) earlier (chemical vapordeposition, CVD) program form an insulating barrier with in the groove of inserting substrate, and etch-back is removed the unnecessary insulating barrier in surface more afterwards.Yet, along with the integrated circuit integrated level improves constantly and make the increase of groove depth-to-width ratio, above-mentioned known deposition technique is because of filling out the problem of hole ability (gap filling ability), and is difficult for insulating barrier is filled up groove fully, causes the insulation effect variation and reduces the reliability of element.
In order further to understand background of the present invention, below cooperate the method for Fig. 1 a to the known formation groove isolation construction of Fig. 1 c explanation.At first, please refer to Fig. 1 a, provide a substrate 100, for example a silicon wafer.Then, in substrate 100, form a pad oxide (pad oxide) 102, one pad silicon nitride layer (pad nitride) 104 and one photoresist design layer 106 in regular turn.Have a plurality of opening 106a in this photoresist design layer 106 and expose pad silicon nitride layer 104 surfaces.
Next, please refer to Fig. 1 b, pad silicon nitride layer 104, pad oxide 102 and the substrate 10 of etching openings 106a below in regular turn is to form the groove 108 with high-aspect-ratio (AR 〉=3) in substrate 10.Afterwards, remove photoresist design layer 106.
At last, please refer to Fig. 1 c, (high densityplasma CVD HDPCVD) forms a high-density electric slurry oxide silicon layer 110 and inserts in the groove 108 on pad silicon nitride layer 104 by the high density plasma enhanced chemical vapor deposition method.Yet the hole ability of filling out of the depositing device silicon layer 110 that high-density electric slurry can't be gasified fills up the groove 108 with high-aspect-ratio fully, therefore forms hole 110a in groove 108, causes the isolation effect variation, has a strong impact on the reliability of element.
Summary of the invention
In view of this, the object of the present invention is to provide a kind of method that forms groove isolation construction, it has the depth-to-width ratio that the preferable insulating material of filling out hole ability (gap filling ability) reduces groove by inserting earlier in groove, when preventing follow-up formation groove isolation construction, produce hole or slit (seam).
According to above-mentioned purpose, the invention provides a kind of method that forms groove isolation construction.At first, provide a substrate, substrate has at least one depth-to-width ratio greater than 3 groove.Then, in groove, insert a spin-on glasses layer.Below 400 ℃ the spin-on glasses layer is being implemented one first baking processing and carrying out 30 to 60 minutes in temperature.Then, by the set degree of depth of buffered oxide etch liquid etch-back spin-on glasses layer to, wherein the volume ratio of ammonium fluoride and hydrofluoric acid is 50 ~ 200: 1 in the buffered oxide etch liquid.Then, the spin-on glasses layer is implemented one second baking processing and carried out 30 to 60 minutes 750 ℃ to 1000 ℃ temperature range.The maximum temperature of this baking processing depends on the temperature of follow-up temper, and both temperature are identical substantially.Then, on the spin-on glasses layer, form an insulating barrier, to fill up groove.At last, insulating barrier is carried out a temper.Wherein, insulating barrier is a high-density electric slurry oxide silicon layer.
For above-mentioned purpose of the present invention, feature and advantage can be become apparent, preferred embodiment cited below particularly, and cooperate appended graphicly, be described in detail below:
Description of drawings
Fig. 1 a is the method generalized section that shows known formation groove isolation construction to Fig. 1 c.
Fig. 2 a is the method generalized section that shows according to the formation groove isolation construction of the embodiment of the invention to Fig. 2 g.
Embodiment
Below cooperate the method for Fig. 2 a to the formation groove isolation construction of Fig. 2 g explanation embodiment of the invention.At first, please refer to Fig. 2 a, provide a substrate 200, for example a silicon wafer.Then, in substrate, form a pad oxide 202 and a pad silicon nitride layer 204 in regular turn.Pad oxide 202 available heat oxidizing process form, or (low pressurechemical vapor deposition, LPCVD) deposition forms about 50 to 200 dusts of its thickness with known normal pressure (atmospheric) or Low Pressure Chemical Vapor Deposition.Pad silicon nitride layer 204 on pad oxide 202 can utilize Low Pressure Chemical Vapor Deposition (LPCVD), with dichlorosilane (SiCl
2H
2) and ammonia (NH
2) for depositing, reaction raw materials forms about 500 to 2000 dusts of its thickness.Subsequently, on pad silicon nitride layer 204, form a photoresist design layer 206.The a plurality of openings that have intensive in order to define (dense) groove and isolated (isolated) groove in this photoresist design layer 206.For simplicity of illustration, only show a plurality of opening 206a of the intensive groove of definition herein.
Next, please refer to Fig. 2 b, pad silicon nitride layer 204 is carried out dry ecthing with pad oxide 202, and continue etching substrate 200 to one desired depths, to form a plurality of grooves 208 along etching outline.In the present embodiment, the depth-to-width ratio of groove 208 (AR) is greater than 3.Then, after etching finishes, with photoresist design layer 206 from pad silicon nitride layer 204 surface removals.
Next, please refer to Fig. 2 c to Fig. 2 e, it shows committed step of the present invention.In Fig. 2 c, utilize well known deposition techniques, on pad silicon nitride layer 204, form an insulating barrier 210 and insert in the groove 208.In the insulating barrier 210 of inserting high aspect ratio trench quite 208, produce hole or slit.In the present embodiment, be to utilize to have the spin-on glasses layer of well filling out the hole ability (spin on glass is SOG) as insulating barrier 210.Next, the low-temperature bake that insulating barrier 210 carried out 30 to 60 minutes is handled, for example below 400 ℃.
Next, please refer to Fig. 2 d, after the step of carrying out the low-temperature bake processing, (chemical mechanical polishing CMP) handles, to grind spin-on glasses layer 210 to exposing pad silicon nitride layer 204 optionally to carry out a cmp.The purpose of this grinding is to make the spin-on glasses layer 210 in the intensive groove 208 to be same as the spin-on glasses layer 210 of isolated groove (not illustrating) highly substantially, is beneficial to the carrying out of successive process steps.
Next, please refer to Fig. 2 e, etch-back spin-on glasses layer 210 to the one set degree of depth are for example in the scope of 500 to 1000 dusts.In the present embodiment, be that (buffer oxideetcher BOE) comes etching spin-on glasses layer 210 to employing buffered oxide etch liquid.Wherein, ammonium fluoride (NH in the buffered oxide etch liquid
4F) volume ratio with hydrofluoric acid (HF) is 50 ~ 200: 1, and preferable volume ratio is 100: 1.(ammonium fluoride (the NH of the baking processing below 400 ℃ and 100: 1 with this understanding
4F) with the volume ratio of hydrofluoric acid (HF)), the sidewall of spin-on glasses layer 210 can be because of the big slit of the impaired generation of etch-back, and then produces the problem that follow-up high-density electric slurry oxide silicon (HDP) is inserted.Can guarantee the reliability of isolating.In addition, the etch-rate of spin-on glasses layer 210 reaches in the isolated groove (not illustrating) identical substantially in intensive groove 208, can obtain preferable processing procedure control.Then, spin-on glasses layer 210 is implemented high-temperature bakings handle, the temperature of this baking processing is 750 ℃ to 1000 ℃ scope, and the time of carrying out was 30 to 60 minutes scope.The purpose of this high-temperature baking is to increase the structural stability of spin-on glasses layer 210.In addition, this high-temperature baking temperature is identical substantially with subsequent planarization processing procedure temper temperature afterwards.
Next, please refer to 2f figure, on pad silicon nitride layer 204, form an insulating barrier 212, for example on pad silicon nitride layer 204, form a high-density electric slurry oxide silicon layer 212 and insert in the groove 208 by high density plasma enhanced chemical vapor deposition method (HDPCVD).Compared to known technology, because the depth-to-width ratio of groove 208 reduces (AR＜3) because of inserting spin-on glasses layer 210, so the insulating barrier of inserting 212 does not have hole or slit produces.
At last, please refer to Fig. 2 g, (CMP) carries out planarization by cmp.That is, grind unnecessary insulating barrier 212 to exposing pad silicon nitride layer 204.Then, insulating barrier 212 being carried out a tempering (annealing) handles.Wherein, the temperature of temper is 700 ℃ to 1000 ℃ scope, and the time of temper was 30 to 60 minutes scope.Thus), just finish the manufacturing of groove isolation construction.It is noted that herein temperature can not be too high, reduce the reliability of element separation to insulating barrier 212 to avoid diffusion of impurities in the spin-on glasses layer 210.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limiting the present invention, anyly has the knack of this skill person, without departing from the spirit and scope of the present invention; when can doing to change and retouching, so protection scope of the present invention is as the criterion when looking claims content.
Claims (28)
1. a method that forms groove isolation construction comprises the following steps:
One substrate is provided, and this substrate has at least one groove;
In this groove, insert a spin-on glasses layer;
This spin-on glasses layer is carried out one first baking processing;
The set degree of depth of this spin-on glasses layer to of etch-back;
This spin-on glasses layer is carried out one second baking processing; And
On this spin-on glasses layer, form an insulating barrier, to fill up this groove.
2. the method for formation groove isolation construction as claimed in claim 1 is characterized in that also comprising the step of this insulating barrier being carried out a temper.
3. the method for formation groove isolation construction as claimed in claim 2, the temperature that it is characterized in that described temper is 700 ℃ to 1000 ℃ scope.
4. the method for formation groove isolation construction as claimed in claim 2, the time that it is characterized in that described temper was 30 to 60 minutes scope.
5. the method for formation groove isolation construction as claimed in claim 1, the depth-to-width ratio that it is characterized in that described groove is greater than 3.
6. the method for formation groove isolation construction as claimed in claim 1 is characterized in that the temperature of described first baking processing is lower than the temperature of this second baking processing.
7. the method for formation groove isolation construction as claimed in claim 1, the time that it is characterized in that described first baking processing was at 30 to 60 minutes.
8. the method for formation groove isolation construction as claimed in claim 1 is characterized in that it being with this spin-on glasses layer of etch-back by buffered oxide etch liquid.
9. the method for formation groove isolation construction as claimed in claim 8 is characterized in that the volume ratio of ammonium fluoride and hydrofluoric acid is 50 ~ 200: 1 in the described buffered oxide etch liquid.
10. the method for formation groove isolation construction as claimed in claim 8 is characterized in that the volume ratio of ammonium fluoride and hydrofluoric acid is about 100: 1 in the described buffered oxide etch liquid.
11. the method for formation groove isolation construction as claimed in claim 1, the temperature that it is characterized in that described first baking processing is below 400 ℃, and the temperature of this second baking processing is 750 ℃ to 1000 ℃ scope.
12. the method for formation groove isolation construction as claimed in claim 1, the time that it is characterized in that described second baking processing was 30 to 60 minutes scope.
13. the method for formation groove isolation construction as claimed in claim 1 is characterized in that the scope of the described set degree of depth at 500 to 1000 dusts.
14. the method for formation groove isolation construction as claimed in claim 1 is characterized in that described insulating barrier is a high-density electric slurry oxide silicon layer.
15. a method that forms groove isolation construction comprises the following steps:
One substrate is provided, is formed with a pad oxide and a pad silicon nitride layer in this substrate in regular turn;
Etching in regular turn should be filled up silicon nitride layer and this pad oxide, to form at least one groove in this substrate;
On this pad silicon nitride layer, form a spin-on glasses layer and insert this groove;
This spin-on glasses layer is carried out one first baking processing;
The set degree of depth of this spin-on glasses layer to of etch-back;
This spin-on glasses layer is carried out one second baking processing;
On this pad silicon nitride layer, form an insulating barrier, and insert this groove;
Grind this insulating barrier to exposing this pad silicon nitride layer, and
This insulating barrier is carried out a temper.
16. the method for formation groove isolation construction as claimed in claim 15 is characterized in that after the step of carrying out this first baking processing, also comprises grinding this spin-on glasses layer to the step of exposing this pad silicon nitride layer.
17. the method for formation groove isolation construction as claimed in claim 15, the depth-to-width ratio that it is characterized in that described groove is greater than 3.
18. the method for formation groove isolation construction as claimed in claim 15 is characterized in that the temperature of described first baking processing is lower than the temperature of this second baking processing.
19. the method for formation groove isolation construction as claimed in claim 15, the time that it is characterized in that described first baking processing was at 30 to 60 minutes.
20. the method for formation groove isolation construction as claimed in claim 15 is characterized in that it being with this spin-on glasses layer of etch-back by buffered oxide etch liquid.
21. the method for formation groove isolation construction as claimed in claim 20 is characterized in that the volume ratio of ammonium fluoride and hydrofluoric acid is 50 ~ 200: 1 in the described buffered oxide etch liquid.
22. the method for formation groove isolation construction as claimed in claim 20 is characterized in that the volume ratio of ammonium fluoride and hydrofluoric acid is about 100: 1 in the described buffering gasification etching solution.
23. the method for formation groove isolation construction as claimed in claim 15, the temperature that it is characterized in that described first baking processing is below 400 ℃, and the temperature of this second baking processing is 750 ℃ to 1000 ℃ scope.
24. the method for formation groove isolation construction as claimed in claim 15, the time that it is characterized in that described second baking processing was 30 to 60 minutes scope.
25. the method for formation groove isolation construction as claimed in claim 15 is characterized in that the scope of the described set degree of depth at 500 to 1000 dusts.
26. the method for formation groove isolation construction as claimed in claim 15 is characterized in that described insulating barrier is a high-density electric slurry oxide silicon layer.
27. the method for formation groove isolation construction as claimed in claim 15, the temperature that it is characterized in that described temper is 700 ℃ to 1000 ℃ scope.
28. the method for formation groove isolation construction as claimed in claim 15, the time that it is characterized in that described temper was 30 to 60 minutes scope.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN02131995.2A CN1237602C (en) | 2002-09-04 | 2002-09-04 | Method for forming groove isolation structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN02131995.2A CN1237602C (en) | 2002-09-04 | 2002-09-04 | Method for forming groove isolation structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1481013A true CN1481013A (en) | 2004-03-10 |
| CN1237602C CN1237602C (en) | 2006-01-18 |
Family
ID=34145075
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN02131995.2A Expired - Lifetime CN1237602C (en) | 2002-09-04 | 2002-09-04 | Method for forming groove isolation structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1237602C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102487031A (en) * | 2010-12-02 | 2012-06-06 | 无锡华润上华半导体有限公司 | Method for forming trench isolation |
-
2002
- 2002-09-04 CN CN02131995.2A patent/CN1237602C/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102487031A (en) * | 2010-12-02 | 2012-06-06 | 无锡华润上华半导体有限公司 | Method for forming trench isolation |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1237602C (en) | 2006-01-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5989978A (en) | Shallow trench isolation of MOSFETS with reduced corner parasitic currents | |
| US6242320B1 (en) | Method for fabricating SOI wafer | |
| US7348252B2 (en) | Method of forming silicon-on-insulator wafer having reentrant shape dielectric trenches | |
| US6949447B2 (en) | Method for fabricating isolation layer in semiconductor device | |
| US6743728B2 (en) | Method for forming shallow trench isolation | |
| JP2001507864A (en) | N2O nitrided oxide trench sidewalls to prevent boron outdiffusion and reduce stress | |
| US20010006839A1 (en) | Method for manufacturing shallow trench isolation in semiconductor device | |
| US6576530B1 (en) | Method of fabricating shallow trench isolation | |
| US6599813B2 (en) | Method of forming shallow trench isolation for thin silicon-on-insulator substrates | |
| US6777336B2 (en) | Method of forming a shallow trench isolation structure | |
| US7141486B1 (en) | Shallow trench isolation structures comprising a graded doped sacrificial silicon dioxide material and a method for forming shallow trench isolation structures | |
| US6410403B1 (en) | Method for planarizing a shallow trench isolation | |
| US6794266B2 (en) | Method for forming a trench isolation structure | |
| KR19980063317A (en) | Device Separation Method of Semiconductor Device | |
| US6187649B1 (en) | Shallow trench isolation process | |
| US6175144B1 (en) | Advanced isolation structure for high density semiconductor devices | |
| CN1237602C (en) | Method for forming groove isolation structure | |
| US6204149B1 (en) | Methods of forming polished material and methods of forming isolation regions | |
| US6303467B1 (en) | Method for manufacturing trench isolation | |
| US20030008474A1 (en) | Method of forming shallow trench isolation | |
| US6861333B2 (en) | Method of reducing trench aspect ratio | |
| KR100505427B1 (en) | Method for forming isolation layer of semiconductor device | |
| CN1501470A (en) | Method for forming shallow groove spacer between semiconductor bases | |
| KR100511903B1 (en) | Method of manufacturing SOI substrate | |
| KR100430582B1 (en) | Method for manufacturing semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20060118 |