CN1471251A - Synchronous digital multiplexer for on-frame multi plexing for multipath communication - Google Patents
Synchronous digital multiplexer for on-frame multi plexing for multipath communication Download PDFInfo
- Publication number
- CN1471251A CN1471251A CNA031125476A CN03112547A CN1471251A CN 1471251 A CN1471251 A CN 1471251A CN A031125476 A CNA031125476 A CN A031125476A CN 03112547 A CN03112547 A CN 03112547A CN 1471251 A CN1471251 A CN 1471251A
- Authority
- CN
- China
- Prior art keywords
- frame
- multiple connection
- tributary
- circuit
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Time-Division Multiplex Systems (AREA)
Abstract
The frame structure is a rectangle structure: 64 rows/frame, 34 columns, 139264 kb/s. the first and second columns are the overhead. 3th-34th columns are affluent information. Under control of synchronous clock, each affluent is queuing. First row of first frame is written into 256 bits of first frame of first affluent, and second row of first frame is written into 256 bits of first frame of second affluent and so on. In multiple connection procedure, with decoded to NRZ code, under control of main clock, each affluent is written to own buffer register. Then, under control of synchronous multiple connection clock, the procedure is continued to enter each queue equipment, mixer and encoder to output codes. The method overcomes the shortcomings of PDH and is better than SDH, providing features of less investment, good compatibility and lower technical difficulties.
Description
(1) technical field
The invention belongs to the multiplex communication technical field, relate to the synchronizer in the time-division multiplex system, particularly is a kind of multichannel communication synchronous digital multiplexer of multiple connection frame by frame.
(2) background technology
That a large amount of uses is asynchronous multiplexing device (PDH) on the existing multiplex communication transmission line, and what this multiplexer adopted is " step-by-step multiple connection " method (promptly pressing the bit multiple connection).For example, number of patent application is " just adopting the synchronous multiplexing method and the equipment thereof of (or negative) justification frame structure " of 93106839.Step-by-step (bit) multiple connection method as Fig. 1 1. shown in, during multiple connection, write the 1st tributary the 1st bit earlier, write the 2nd tributary the 1st bit again ... write the 1st bit in last tributary at last; Then write the 1st tributary the 2nd bit, the 2nd tributary the 2nd bit ... the 2nd bit in last tributary; Then write each tributary the 3rd bit more successively, the 4th bit ... so circulation writes each tributary bit, carries out multiple connection.Because each flow rate is incomplete same, to adopt code speed adjustment technology (back multiple connection synchronously earlier) during multiple connection.PDH has three big shortcomings: (1) has multiple multiple connection standard (as the 1.544Mb/s of North America, the 2.048Mb/s in Europe, the 1.544Mb/s of Japan etc.) in the world, and the equipment that the multiple connection standard is different can not be compatible; (2) equipment amount is big, the Add/drop Voice Channel complexity; (3) there are not enough overhead bytes, the webmaster ability, each producer's equipment can't unified monitoring.Because there is above-mentioned shortcoming in PDH, and synchronous multiplexing device (SDH) occurred.What this multiplexer adopted is " pressing the word multiple connection " method (word 8 bits).Be that STW-1 in 90107938 " the cross-join method of synchronous digital multiplex hierarchy STM-1 signal " belongs to this equipment as number of patent application.Press word multiple connection method as Fig. 1 2. shown in, during multiple connection, the 8 bits of each word is not separated, writes the 1st tributary the 1st byte earlier, writes the 2nd tributary the 1st byte again ... write last tributary the 1st byte at last; Then write the 1st tributary the 2nd byte, the 2nd tributary the 2nd byte ... last tributary the 2nd byte; Then write each tributary the 3rd byte more successively, the 4th byte ... so circulation writes each tributary byte.SDH is the three big shortcomings that overcome PDH, not only adopt code speed adjustment technology, new and high technologies such as location mapping, pointer management have also been adopted, inserted and be used to the byte (expense) of managing in a large number, this just makes SDH equipment, and not only technical difficulty is big, multiple connection efficient is low, and when PDH equipment was updated, all devices of former PDH system (comprising microwave and fiber channel machine) must all be eliminated.That is to say that the advanced function of SDH is to bring with high technology, economic cost.
(3) summary of the invention
Purpose of the present invention just is to provide a kind of multichannel communication synchronous digital multiplexer of multiple connection frame by frame, and it can overcome above-mentioned three shortcomings of PDH, can avoid SDH to overcome the multiple connection efficient that the shortcoming of PDH brings to fall the end again, and technical difficulty such as increases at shortcoming.
Technical scheme of the present invention is:
Frame structure adopts rectangular configuration, every frame 64 row, 34 row, 125 μ s, speed 139264Kb/s.1st, 2 classify the expense row as, the 3rd～34 classifies each stream information as, and every tributary accounts for delegation.
Multiple connection method frame by frame is to allow each tributary rank under synchronised clock control.Multiplexer the 1st frame the 1st row writes the 1st frame 256 bits in the 1st tributary, and the 2nd row writes the 1st frame 256 bits in the 2nd tributary ... the 64th row writes the 1st frame 256 bits in the 64th tributary.Multiplexer the 2nd frame writes the 2nd frame 256 bits in each tributary more respectively, so multiple connection 64 tributaries.After 64 stream informations added expense, output speed was 139264Kb/s.
The multiple connection process of multiplexer is that each tributary converts the NRZ sign indicating number in the equipment to earlier through the HDB3 decoder decode; Under the control of 2048KHz master clock, write buffer register separately then respectively, insert the expense of one's own profession simultaneously; Read under the clock control of 139264KHz synchronous multiplexing, the queue circuit that enters is separately ranked again.The 1st tributary the 1st frame writes the 1st row of rectangular frame in the mixer under 0～1/64 second time controller control, the 2nd tributary the 1st frame writes the 2nd row of rectangular frame in the mixer under 1/64～2/64 second time controller control, by that analogy, last the 64th tributary the 1st frame writes the 64th row of rectangular frame in the mixer under 63/64～1 second time controller control.Then, the 1st tributary the 2nd frame writes the 1st row of rectangular frame in the mixer under 0～1/64 second time controller control, the 2nd tributary the 2nd frame writes the 2nd row of rectangular frame in the mixer under 1/64～2/64 second time controller control, by that analogy, the 2nd frame in last the 64th tributary writes the 64th row of rectangular frame in the mixer under the control of 63/64～1 second time controller, multiple connection is gone down successively.Like this, 64 tributaries occupy multiple connection frame delegation separately respectively after mixer output.Encode through the AM1 encoder during output, output speed is 139264Kb/s again, and the sign indicating number type is the multiplexed signal of AM1, and parameter and PDH fourth order group are identical.
The tap of multiplexer is the inverse process of multiple connection, multiple connection information is earlier through the AMI decoder decode, convert the NRZ sign indicating number in the equipment to, export along separate routes by each tributary of splitter again, again under the corresponding time controller control of 2048KHz master clock and each tributary, recover each stream information, again the expense of each row is extracted out, after HDB
3Each stream information of output after the encoder encodes.
The multiplexer circuit, comprise the original decoder of prior art, encoder, buffer register, master clock, multiple connection clock, queue circuit and multiple connection mixer, increased time generator, time controller, expense generator, rectangular frame formation circuit and Ge Lu input circuit again newly.The annexation of each several part circuit is: decoder is connected with master clock, buffer register; Master clock is connected with multiple connection clock, buffer register, expense generator; Buffer register is connected with queue circuit, multiple connection clock; The expense generator is connected with queue circuit; Queue circuit is connected with multiple connection clock, mixer; Time generator is connected with time controller; Time controller is connected with mixer; Mixer is connected with multiple connection clock, encoder.
The coupler circuit, comprise the original encoder of prior art, decoder, master clock, multiple connection clock and tap input splitter, increased time generator, time controller, expense extracting circuit, tributary output circuit, read-out controller and Ge Lu output circuit again newly.The annexation of each several part circuit is: decoder is connected with multiple connection clock, splitter; The multiple connection clock is connected with master clock, splitter, tributary output circuit; Splitter is connected with tributary output circuit, read-out controller; The tributary output circuit is connected with master clock, expense extracting circuit; Read-out controller is connected with time controller; Master clock is connected with expense extracting circuit, encoder; The expense extracting circuit is connected with encoder.
Mixer in the above-mentioned multiplexer circuit forms circuit by multiple connection mixer, rectangular frame and the Ge Lu input circuit is formed.Rectangular frame forms circuit, each road input circuit all is connected with the multiple connection mixer.
Splitter in the above-mentioned coupler circuit is made up of tap input circuit, each road output circuit.Each road output circuit all is connected with the tap input circuit.
According to after stating skill and stating scheme implementation, the present invention and prior art PDH contrast, aforementioned three big shortcomings have not only been overcome, and can with the PDH compatibility, the channel device of PDH system, no matter be the optical transceiver of optical fiber communication, or the channel device in the digital microwave systems (comprising antenna-feedback system, receive-transmit system, modulation demodulation system), can be directly used in the standard of the present invention fully.This multiplexer-demultiplexer also can be shared in the transmission line midium or long term with the PDH multiplexing equipment.The present invention and prior art SDH contrast, have five big advantages: (1) needn't adopt new and high technologies such as location mapping, pointer management, and the equipment and technology difficulty is lower; (2) since be the queuing multiple connection, justification also can, the cost of this multiplexer-demultiplexer is lower than 1/2 of SDH; (3) same capacity, 63 2048Kb/s tributaries of the STM-1 of a SDH multiple connection, but and 64 2048Kb/s tributaries of this multiplexer-demultiplexer multiple connection, efficient increases; (4) multiple connection designs simplification, SDH is multiplexed to 63 2Mb/s tributaries the multiplexer of STM-1,8 links such as C-12, VC-12, TU-12, YUG-2, TUG-3, VC-4, AV-4, AUG will be passed through in the centre can finish multiple connection, its hardware and the software amount is big well imagines, and adopt this multiplexer-demultiplexer that 64 2Mb/s tributaries are multiplexed to fourth order group as long as a step; (5) this multiplexer frame structure is simpler than the frame structure of SDH, in SDH, the the 1st to 9 row have been arranged hop expense (RSOH), MSOH (MSOH) and managing pointer (AUPTR), in information payload (payload), also be inserted with path overhead (POH), and this multiplexer-demultiplexer only inserts necessary maintenance management bit (expense) at the 1st, 2 row, and the added bit of insertion is than SDH much less.
(4) description of drawings
Accompanying drawing 1 be the step-by-step multiple connection 1., 2. and the present invention's 3. three kinds of multiple connection methods schematic diagrames relatively of multiple connection frame by frame by the word multiple connection.
Accompanying drawing 2 is multiple connection frame structure schematic diagrames of the present invention.
Accompanying drawing 3 is that multiplexer of the present invention constitutes and theory diagram.
Accompanying drawing 4 is that coupler of the present invention constitutes and theory diagram.
(5) embodiment
Embodiment of accompanying drawings:
Multiple connection method frame by frame is shown in Fig. 1-3., under synchronised clock control, allow each tributary rank, multiplexer the 1st frame the 1st row writes the 1st frame 256 bits in the 1st tributary, the 2nd row writes the 1st frame 256 bits in the 2nd tributary ... the 64th row writes the 1st frame 256 bits in the 64th tributary.Multiplexer the 2nd frame writes the 2nd frame 256 bits in each tributary more respectively, so multiple connection 64 tributaries.
Frame structure has adopted the rectangular configuration that is similar to SDH as shown in Figure 2, every frame 64 row, and 34 row, 125us, speed is 139264Kb/s.1st, 2 classify expense row, totally 128 bytes as.Wherein the 1st the 1st row expense code name that walks to the 41st row is followed successively by: A
1, A
1, A
1, A
2, A
2, A
2, C
1, B
1, D
1, D
2, D
3, B
2, B
2, B
2, K
1, K
2, D
4, D
5, D
6, D
7, D
8, D
9, D
10, D
11, D
12, Z
1, Z
1, Z
1, Z
2, Z
2, Z
2, E
2, J
1, B
3, C
2, G
1, F
2, H
4, Z
3, Z
4And Z
5, the 42nd walks to the standby expense of the 64th behavior, totally 64 bytes, and whole expenses of using SDH, its definition is also identical with SDH, and just the position is different.The 2nd row are all arranged frame multiple connection synchronization overhead Sn (n=1～64), totally 64 bytes.The 3rd～34 classifies each stream information as, and every tributary accounts for delegation.
The formation of multiplexer and principle as shown in Figure 3, its multiple connection process is: each tributary is earlier through HDB
3Decoding, convert the NRZ sign indicating number in the equipment to, under master clock (2048KHz) control, write buffer register separately then respectively, under multiple connection clock (139264KHz) control, read again, the expense that produces with expense generator of each row enters queue circuit simultaneously and ranks, expense is come the data front, the 1st tributary writes the 1st row of rectangular frame in the mixer under 0～1/64 second time controller control, the 2nd tributary writes the 2nd row of rectangular frame in each mixer under 1/64～2/64 second time controller control, by that analogy, last the 64th tributary writes the 64th row of rectangular frame in the mixer under 63/64～1 second time controller control.Each frame by that analogy later on.Encode through the AM1 encoder during output, the sign indicating number type is the multiplexed signal of AM1 again, and output speed is 139264Kb/s, and parameter and PDH fourth order group are identical.
The formation of coupler and principle as shown in Figure 4, its minute termination process be the inverse process of multiple connection: multiple connection information converts the NRZ sign indicating number in the equipment to earlier through the AMI decoder decode, exports along separate routes by each tributary of splitter again.Under the corresponding time controller control of master clock (2048KHz) and each tributary, recover each stream information again, again the expense of each row is extracted out, after HDB
3Each stream information of output after the encoder encodes.
Claims (3)
1. the multichannel communication synchronous digital multiplexer of multiple connection frame by frame is characterized in that:
A. frame structure adopts rectangular configuration, every frame 64 row, and 34 row, 125 μ s, speed 139264Kb/s, the 1st, 2 classify expense as, and the 3rd～34 classifies each stream information as, and every tributary accounts for delegation;
B. multiple connection method frame by frame is, under synchronised clock control, allow each tributary rank, multiplexer the 1st frame the 1st row writes the 1st frame 256 bits in the 1st tributary, the 2nd row writes the 1st frame 256 bits in the 2nd tributary, the 64th row writes the 1st frame 256 bits in the 64th tributary, multiplexer the 2nd frame writes the 2nd frame 256 bits in each tributary more respectively, so multiple connection 64 tributaries;
C. the multiple connection process of multiplexer is, each tributary is earlier through HDB
3Decoder decode, convert the NRZ sign indicating number in the equipment to, under the control of 2048KHz master clock, write buffer register separately then respectively, insert the expense of one's own profession simultaneously, under the clock control of 139264KHz synchronous multiplexing, read again, the queue circuit that enters is separately ranked, the 1st tributary the 1st frame writes the 1st row of rectangular frame in the mixer under 0～1/64 second time controller control, the 2nd tributary the 1st frame writes the 2nd row of rectangular frame in the mixer under 1/64～2/64 second time controller control, by that analogy, last the 64th tributary the 1st frame writes 64 row of rectangular frame in the mixer under 63/64～1 second time controller control, then the 1st tributary the 2nd frame writes the 1st row of rectangular frame in the mixer under 0～1/64 second time controller control, the 2nd tributary the 2nd frame writes the 2nd row of rectangular frame in the mixer under 1/64～2/64 second time controller control, by that analogy, the 2nd frame in last the 64th tributary writes the 64th row of rectangular frame in the mixer under the control of 63/64～1 second time controller, multiple connection is gone down successively, such 64 tributaries occupy multiple connection frame delegation separately respectively after mixer output, encode through the AM1 encoder again during output, output speed is 139264Kb/s, the sign indicating number type is the multiplexed signal of AM1, and parameter and PDH fourth order group are identical;
D. the tap of multiplexer is the inverse process of multiple connection, multiple connection information is earlier through the AM1 decoder decode, convert the NRZ sign indicating number in the equipment to, export along separate routes by each tributary of splitter again, again under the corresponding time controller control of 2048KHz master clock and each tributary, recover each stream information, again the expense of each row is extracted out, after HDB
3Each stream information of output after the encoder encodes;
E. multiplexer circuit, comprise the original decoder of prior art, encoder, buffer register, master clock, the multiple connection clock, queue circuit and multiple connection mixer, increased time generator again newly, time controller, the expense generator, rectangular frame forms circuit and Ge Lu input circuit, the annexation of each several part circuit is: decoder and master clock, buffer register connects, master clock and multiple connection clock, buffer register, the expense generator connects, buffer register and queue circuit, the multiple connection clock connects, the expense generator is connected with queue circuit, queue circuit and multiple connection clock, mixer connects, time generator is connected with time controller, time controller is connected with mixer, mixer and multiple connection clock, encoder connects;
F. coupler circuit, comprise the original encoder of prior art, decoder, master clock, multiple connection clock and tap input splitter, increased time generator again newly, time controller, the expense extracting circuit, the tributary output circuit, read-out controller and Ge Lu output circuit, the annexation of each several part circuit is: decoder and multiple connection clock, splitter connects, multiple connection clock and master clock, splitter, the tributary output circuit connects, splitter and tributary output circuit, read-out controller connects, tributary output circuit and master clock, the expense extracting circuit connects, read-out controller is connected with time controller, master clock and expense extracting circuit, encoder connects, and the expense extracting circuit is connected with encoder.
2. multichannel communication according to claim 1 is the synchronous digital multiplexer of multiple connection frame by frame, it is characterized in that mixer in the multiplexer circuit forms circuit by multiple connection mixer, rectangular frame and the Ge Lu input circuit is formed, rectangular frame forms circuit, each road input circuit all is connected with the multiple connection mixer.
3. multichannel communication according to claim 1 is the synchronous digital multiplexer of multiple connection frame by frame, it is characterized in that the splitter in the coupler circuit is made up of tap input circuit, each road output circuit, and each road output circuit is connected with dividing connection circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 03112547 CN1262082C (en) | 2003-06-16 | 2003-06-16 | Synchronous digital multiplexer for on-frame multi plexing for multipath communication |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 03112547 CN1262082C (en) | 2003-06-16 | 2003-06-16 | Synchronous digital multiplexer for on-frame multi plexing for multipath communication |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1471251A true CN1471251A (en) | 2004-01-28 |
| CN1262082C CN1262082C (en) | 2006-06-28 |
Family
ID=34152491
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 03112547 Expired - Fee Related CN1262082C (en) | 2003-06-16 | 2003-06-16 | Synchronous digital multiplexer for on-frame multi plexing for multipath communication |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1262082C (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101946451A (en) * | 2008-02-18 | 2011-01-12 | 日本电气株式会社 | Sending method, receiving method, sending device, receiving device, transmitting device, and transmitting system |
| CN102916910A (en) * | 2012-11-01 | 2013-02-06 | 中国电子科技集团公司第五十四研究所 | Synchronous multiplexing method on basis of asynchronous system |
| CN106899342A (en) * | 2016-12-27 | 2017-06-27 | 中国移动通信有限公司研究院 | A kind of data encapsulation, transmission method and device |
-
2003
- 2003-06-16 CN CN 03112547 patent/CN1262082C/en not_active Expired - Fee Related
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101946451A (en) * | 2008-02-18 | 2011-01-12 | 日本电气株式会社 | Sending method, receiving method, sending device, receiving device, transmitting device, and transmitting system |
| CN101946451B (en) * | 2008-02-18 | 2014-07-16 | 日本电气株式会社 | Sending method, receiving method, sending device, receiving device, transmitting device |
| CN102916910A (en) * | 2012-11-01 | 2013-02-06 | 中国电子科技集团公司第五十四研究所 | Synchronous multiplexing method on basis of asynchronous system |
| CN102916910B (en) * | 2012-11-01 | 2015-04-15 | 中国电子科技集团公司第五十四研究所 | Synchronous multiplexing method on basis of asynchronous system |
| CN106899342A (en) * | 2016-12-27 | 2017-06-27 | 中国移动通信有限公司研究院 | A kind of data encapsulation, transmission method and device |
| CN106899342B (en) * | 2016-12-27 | 2019-01-01 | 中国移动通信有限公司研究院 | A kind of encapsulation of data, transmission method and device |
| US11121811B2 (en) | 2016-12-27 | 2021-09-14 | China Mobile Communication Co., Ltd Research Institute | Data encapsulation and transmission methods, device, and computer storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1262082C (en) | 2006-06-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101051879B (en) | Method and device for multiplying and de-multiplying low speed service | |
| US5067126A (en) | Method and apparatus for mapping a digital signal carrier to another | |
| EP2037604B1 (en) | Method and apparatus for synchronous cross-connect switching in optical transport network | |
| CA2413862C (en) | Method and apparatus for transmitting multiple signal, method and apparatus for receiving multiple signal, multiple signal transmission method and multiplexer/demultiplexer | |
| CN101267386B (en) | Method, device and system for transmitting multi-channel independent Ethernet data | |
| CN1059437A (en) | Synchronous digital hierarchy sign indicating number speed is adjusted again | |
| CN101536369B (en) | Method and device for supporting optical transmission network service dispatch in optical synchronization network | |
| US8155148B2 (en) | Telecommunications transport methods and systems for the transparent mapping/demapping of client data signals | |
| WO2021063197A1 (en) | Method and device for service processing in optical transport network, and system | |
| WO2019105010A1 (en) | Interface transmission method, apparatus and device | |
| AU656794B2 (en) | Virtual tributary path idle insertion using timeslot interchange | |
| CN109120369A (en) | A kind of SDH data processing method, system and relevant apparatus | |
| CN101043281B (en) | Wavelength-division multiplex network synchronous digital hierarchy optical channel performance detecting device | |
| CN101547057A (en) | Method and device for processing services in optical transfer network | |
| US5490142A (en) | VT group optical extension interface and VT group optical extension format method | |
| DE60203173T2 (en) | METHOD AND DEVICE WITH INPUT / FRAME ADAPTER OF MULTIPLE CHANNELS OF LOW SPEEDS IN A SINGLE HIGH SPEED SDH / SONET CHANNEL | |
| CN1262082C (en) | Synchronous digital multiplexer for on-frame multi plexing for multipath communication | |
| CN1241361C (en) | Transparent transmission method of mutiple manufacturer SDH device management information | |
| CN1196620A (en) | Method for multiple connecting by branch for digital multipath communication and its surper-multiplexer | |
| EP2334096B1 (en) | Method and device for large capacity cross in optical channel data unit | |
| CN1464671A (en) | Apparatus and method for implementing optical monitoring channel of dense wavelength division multiplex system | |
| KR100284007B1 (en) | Demultiplexer between hierarchy unit group signal and DS1 signal in optical subscriber transmission device | |
| CN116915354A (en) | Method for multiplexing multiple low-speed branch signals to STM-N | |
| CN100550716C (en) | Realize professional method and system of intersecting | |
| CN1543130A (en) | Remote monitoring data transmission method and implementing device therefor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C57 | Notification of unclear or unknown address | ||
| DD01 | Delivery of document by public notice |
Addressee: Yan Erlin Document name: Notification to Pay the Fees |
|
| C57 | Notification of unclear or unknown address | ||
| DD01 | Delivery of document by public notice |
Addressee: Yan Erlin Document name: Notification of Termination of Patent Right |
|
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |