CN1408092A - 行为合成电子设计自动化工具的β－TO－B应用服务提供商 - Google Patents

行为合成电子设计自动化工具的β－TO－B应用服务提供商 Download PDF

Info

Publication number
CN1408092A
CN1408092A CN00810690A CN00810690A CN1408092A CN 1408092 A CN1408092 A CN 1408092A CN 00810690 A CN00810690 A CN 00810690A CN 00810690 A CN00810690 A CN 00810690A CN 1408092 A CN1408092 A CN 1408092A
Authority
CN
China
Prior art keywords
tree
service provider
application service
design
node
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN00810690A
Other languages
English (en)
Chinese (zh)
Inventor
E·弗兰克
B·布劳斯
D·耐普
P·费尔南德斯
H·-J·施密德特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
American Business
Original Assignee
American Business
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/574,693 external-priority patent/US6470486B1/en
Priority claimed from US09/574,572 external-priority patent/US6516453B1/en
Priority claimed from US09/579,825 external-priority patent/US6782511B1/en
Application filed by American Business filed Critical American Business
Publication of CN1408092A publication Critical patent/CN1408092A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Stored Programmes (AREA)
CN00810690A 1999-05-26 2000-05-26 行为合成电子设计自动化工具的β－TO－B应用服务提供商 Pending CN1408092A (zh)

Applications Claiming Priority (14)

Application Number Priority Date Filing Date Title
US13612699P 1999-05-26 1999-05-26
US13590299P 1999-05-26 1999-05-26
US13612799P 1999-05-26 1999-05-26
US60/136,127 1999-05-26
US60/135,902 1999-05-26
US60/136,126 1999-05-26
US09/574,693 US6470486B1 (en) 1999-05-26 2000-05-17 Method for delay-optimizing technology mapping of digital logic
US09/574,693 2000-05-17
US09/574,572 US6516453B1 (en) 1999-05-26 2000-05-17 Method for timing analysis during automatic scheduling of operations in the high-level synthesis of digital systems
US09/574,572 2000-05-17
US57742600A 2000-05-22 2000-05-22
US09/577,426 2000-05-22
US09/579,825 2000-05-25
US09/579,825 US6782511B1 (en) 1999-05-26 2000-05-25 Behavioral-synthesis electronic design automation tool business-to-business application service provider

Publications (1)

Publication Number Publication Date
CN1408092A true CN1408092A (zh) 2003-04-02

Family

ID=27568902

Family Applications (1)

Application Number Title Priority Date Filing Date
CN00810690A Pending CN1408092A (zh) 1999-05-26 2000-05-26 行为合成电子设计自动化工具的β－TO－B应用服务提供商

Country Status (5)

Country Link
EP (1) EP1248989A2 (enExample)
JP (1) JP4495865B2 (enExample)
CN (1) CN1408092A (enExample)
AU (1) AU5167100A (enExample)
WO (1) WO2000072185A2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112199918A (zh) * 2020-10-20 2021-01-08 芯和半导体科技(上海)有限公司 一种通用eda模型版图物理连接关系的重建方法

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6961773B2 (en) 2001-01-19 2005-11-01 Esoft, Inc. System and method for managing application service providers
AU2002245463A1 (en) * 2001-02-16 2002-09-04 United Parcel Service Of America, Inc. System and method for selectively enabling and disabling access to software applications over a network
EP1582960B1 (en) * 2001-02-16 2007-07-18 United Parcel Service Of America, Inc. Systems for selectively enabling and disabling access to software applications over a network and method for using same
US7734715B2 (en) * 2001-03-01 2010-06-08 Ricoh Company, Ltd. System, computer program product and method for managing documents
JP2003067453A (ja) * 2001-08-27 2003-03-07 Nec Corp 設計を促進する方法
US10516725B2 (en) 2013-09-26 2019-12-24 Synopsys, Inc. Characterizing target material properties based on properties of similar materials
WO2015048532A1 (en) 2013-09-26 2015-04-02 Synopsys, Inc. Parameter extraction of dft
US20160162625A1 (en) 2013-09-26 2016-06-09 Synopsys, Inc. Mapping Intermediate Material Properties To Target Properties To Screen Materials
US10489212B2 (en) 2013-09-26 2019-11-26 Synopsys, Inc. Adaptive parallelization for multi-scale simulation
WO2015048509A1 (en) 2013-09-26 2015-04-02 Synopsys, Inc. First principles design automation tool
WO2015048400A1 (en) 2013-09-26 2015-04-02 Synopsys, Inc. Estimation of effective channel length for finfets and nano-wires
US10734097B2 (en) 2015-10-30 2020-08-04 Synopsys, Inc. Atomic structure optimization
US10078735B2 (en) 2015-10-30 2018-09-18 Synopsys, Inc. Atomic structure optimization
CN113158599B (zh) * 2021-04-14 2023-07-18 广州放芯科技有限公司 基于量子信息学的芯片和芯片化eda装置

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62202268A (ja) * 1986-02-28 1987-09-05 Nec Corp 回路処理装置
JPS6376065A (ja) * 1986-09-19 1988-04-06 Nec Corp グラフ構造デ−タ表示方式
US5557531A (en) * 1990-04-06 1996-09-17 Lsi Logic Corporation Method and system for creating and validating low level structural description of electronic design from higher level, behavior-oriented description, including estimating power dissipation of physical implementation
US5787010A (en) * 1992-04-02 1998-07-28 Schaefer; Thomas J. Enhanced dynamic programming method for technology mapping of combinational logic circuits
US5544071A (en) * 1993-12-29 1996-08-06 Intel Corporation Critical path prediction for design of circuits
JPH08101861A (ja) * 1994-09-30 1996-04-16 Toshiba Corp 論理回路合成装置
US5535145A (en) * 1995-02-03 1996-07-09 International Business Machines Corporation Delay model abstraction
JP2856141B2 (ja) * 1996-04-01 1999-02-10 日本電気株式会社 遅延情報処理方法及び遅延情報処理装置
GB2325996B (en) * 1997-06-04 2002-06-05 Lsi Logic Corp Distributed computer aided design system and method
JPH11282884A (ja) * 1998-03-30 1999-10-15 Mitsubishi Electric Corp ネットワーク型ｃａｄシステム

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112199918A (zh) * 2020-10-20 2021-01-08 芯和半导体科技(上海)有限公司 一种通用eda模型版图物理连接关系的重建方法
CN112199918B (zh) * 2020-10-20 2021-09-21 芯和半导体科技(上海)有限公司 一种通用eda模型版图物理连接关系的重建方法

Also Published As

Publication number Publication date
EP1248989A2 (en) 2002-10-16
JP2003500745A (ja) 2003-01-07
WO2000072185A3 (en) 2001-11-15
AU5167100A (en) 2000-12-12
WO2000072185A2 (en) 2000-11-30
JP4495865B2 (ja) 2010-07-07

Similar Documents

Publication Publication Date Title
US6782511B1 (en) Behavioral-synthesis electronic design automation tool business-to-business application service provider
McFarland Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions
Kuh et al. Recent advances in VLSI layout
US20160085898A1 (en) Automated layout for integrated circuits with nonstandard cells
CN1408092A (zh) 行为合成电子设计自动化工具的β－TO－B应用服务提供商
CN113408225B (zh) 一种提升运行速度的fpga芯片设计方法
Jamier et al. APOLLON, a data-path silicon compiler
Karimullah et al. Pin density technique for congestion estimation and reduction of optimized design during placement and routing
Karmazin et al. celltk: Automated layout for asynchronous circuits with nonstandard cells
Saxena et al. The scaling challenge: can correct-by-construction design help?
Kowalski et al. The VLSI design automation assistant: From algorithms to silicon
US9443050B2 (en) Low-voltage swing circuit modifications
CN102637217A (zh) 基于云计算平台的大规模集成电路布线的方法及其系统
CN1130658C (zh) 规律性析取的系统方法
CN101395609A (zh) 用于保护eda工具设计视图中的信息的方法和程序产品
CN101317179A (zh) 并入soc分层设计的定时约束
CN115310392B (zh) 一种基于传递综合信息流实现的芯片设计方法
Liu et al. Synergistic topology generation and route synthesis for on-chip performance-critical signal groups
JP2012174226A (ja) 半導体集積回路のレイアウト設計方法
Chen et al. Simultaneous placement with clustering and duplication
US6516453B1 (en) Method for timing analysis during automatic scheduling of operations in the high-level synthesis of digital systems
Yousuf et al. DAPR: Design Automation for Partially Reconfigurable FPGAs.
Abbaszadeh et al. From Topology to Realization in FPGA/VPR Routing
JP2003316843A (ja) 半導体集積回路設計方法及び半導体集積回路設計プログラム
Veendrick Very-Large-Scale Integration (VLSI) and ASICs

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication