CN1361592A - Device to realize Pascal's triangle numerical operation - Google Patents
Device to realize Pascal's triangle numerical operation Download PDFInfo
- Publication number
- CN1361592A CN1361592A CN 02112603 CN02112603A CN1361592A CN 1361592 A CN1361592 A CN 1361592A CN 02112603 CN02112603 CN 02112603 CN 02112603 A CN02112603 A CN 02112603A CN 1361592 A CN1361592 A CN 1361592A
- Authority
- CN
- China
- Prior art keywords
- input
- accumulator
- full adder
- output
- pascal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The Pascal's triangle numerical operator is one for realizing N digital decimal frequency division output and with phase compensation and reduced phase tingle. The operator consists of several cascade accumulators, each of which comprises time delayer, complementor and full adder. The input terminal of the time delayer is connected to the output terminal of the forestage accumulator and output terminal connected to the input terminal of the accumulator; and input terminal of accumulator is connected to the output terminal of the complementor, the output terminal of the forestage accumulator and the signal input of the present stage. The time delayer consists of D trigger, the complementor of OR gate and XOR gate, and the full adder of adder circuit.
Description
One, technical field:
The present invention is the phase compensation of a kind of N-of realization numeral fractional frequency division output and Pascal (Pascal) the triangle numerical value computing circuit that reduces phase jitter.
Two, background technology:
The needs of the increasingly mature and digital communication of semiconductor technology, promoted the ripe gradually of digital phase-locked loop technology, but people are more and more higher to the requirement of frequency of phase locking, promptly require to have capture function fast, higher phase demodulation frequency, the ultra-fine resolution of requirement is arranged simultaneously, good signal-to-noise (S/N) and less phase jitter.For the monocycle frequency synthesizer, if still adopt integer frequency divider can not satisfy the needs of application.People generally adopt N-numeral decimal frequency divider to the monocycle synthesizer in recent years, adopt different N position decimal (technology is to reach 48 at present) according to the requirement of system's loop, guarantee that the little number system of N-numeral has reached very meticulous frequency resolution, keeps the high workload frequency of phase detector simultaneously by the frequency dividing ratio of control frequency divider.The improvement of frequency resolution will be paid certain cost, and the control frequency dividing ratio will inevitably produce phase perturbation in output.
According to Pascal (Pascal) triangle numerical value operation result frequency dividing ratio is adjusted, can finely be realized the phase compensation of N-numeral fractional frequency division output and reduce phase jitter.Control frequency dividing ratio N realizes reducing to export remaining phase jitter, (U.s.Patent sep.2,1,986 4609881)
Pascal (Pascal) triangle numerical value, i.e. (a-b)
nLaunching a coefficient, is the mathematical problem of classics, yet it is in communication, frequency compensation, and the good many-sides such as optimization of semiconductor device layout placement-and-routing all are widely used.Realize at present Pascal (Pascal) the triangle existing technology of numerical value computing or with the realization of tabling look-up of programming, or realize with the circuit of serial.The programming look-up method need use CPU, and is impracticable in N-fractional frequency division circuit.Though serial circuit speed increases, can't satisfy the quick response of fractional frequency division circuit, and serial circuit is very complicated, takies very large tracts of land, increase the cost of product.Can not finely realize the phase compensation of N-numeral fractional frequency division output and reduce phase jitter.
Three, summary of the invention:
(1) goal of the invention
Goal of the invention of the present invention provide a kind of simple, parallel, quick, easy of integration, low-cost, can realize the phase compensation of N-numeral fractional frequency division output and reduce the device of the realization arithmetical triangle numerical operation of phase jitter.
(2) technical scheme
The device of realization arithmetical triangle numerical operation of the present invention is in series by multistage accumulator and forms, and finishes multistage accumulator and overflows quick arithmetical triangle (Pascal) numerical operation for input.Wherein each grade accumulator is made up of delayer, complementer, full adder, the output of the input termination previous stage accumulator of delayer, the output termination full adder of delayer and the input of complementer, the input of full adder also respectively with the output OUT of complementer, previous stage accumulator
N+1, signal input part INn at the corresponding levels joins; Delayer is made of d type flip flop, complementer by or the door and XOR gate, full adder is made of full adder circuit, the input of delayer is the output of the input termination previous stage full adder circuit of d type flip flop, the output of d type flip flop and the input of full adder circuit at the corresponding levels and complementer at the corresponding levels or the door, XOR gate input join, constitute terminal auxiliary circuit with door H and two two input XOR gate, two three input XOR gate, output numerical symbol end is " CH ".
In N-numeral decimal frequency divider circuit, an accumulator is exactly a digital integrator, available (1-Z
-1) expression.When a plurality of accumulator cascade, can be expressed as (1-Z
-1)
n, and with (1-Z
-1)
nLaunch, its coefficient delivery promptly constitutes sequence shown in figure three.In N-numeral decimal frequency divider circuit, by the state that different accumulators are overflowed, by different time sequencings, calculate according to Pascal shown in the figure three (Pascal) triangle numerical value, result of calculation is adjusted frequency dividing ratio, just can finely realize the phase compensation and the minimizing phase jitter of the output of N-numeral fractional frequency division.
(3) technique effect
The circuit that accumulator not at the same level constitutes overflows, and calculates through Pascal (Pascal) triangle numerical value, and result of calculation is adjusted frequency dividing ratio and improved influence to phase jitter.Accumulator constantly overflow mutual stack, more early, more frequent generation makes phase error better be offset at last in this cycle in the phase place correction.
Realize the output of N-numeral decimal frequency divider obtain good phase compensation and preferably the frequency resolution key be how the numerical value shown in Pascal shown in the figure three (Pascal) triangle, by different overflow statuss, according to the different sequential cycles, fast and accurately correction value is calculated, made the frequency dividing ratio of frequency divider in time obtain revising.
Realize that Pascal (Pascal) triangle numerical value calculates, existing technology is finished with programming, serial circuit.Programmed method is impracticable in N-numeral decimal frequency divider.And the serial circuit mode of operation, because of positive and negative numerical value being arranged, the operation result tape symbol in Pascal (Pascal) the triangle numerical value, so circuit structure is complicated, response is slow, digital accumulator is overflowed can not obtain corresponding correction value fast, and the phase compensation that just gets entire circuit lags.
In addition, the present invention also has following characteristics:
1, adopt the parallel processing mode, when input changed, output can quick and precisely reflect.
2, fast counting circuit is simple in structure, aligns, the negative value computing, directly is blended together, and once finishes and must not carry out the sign bit operation, and computing is quick.
3, previous cycle overflow status can be memorized by delay cell, in back one-period participation computing overflow status can not take place and lose phenomenon, safe and reliable.
Four, description of drawings:
Figure one, realization Pascal (Pascal) triangle numerical value arithmetic unit block diagram.Delayer A, complementer B, full adder C are wherein arranged.
Figure two, control frequency dividing ratio N realize reducing remaining phase jitter work block diagram.
Figure three, Pascal (Pascal) triangle numerical value overflow control coefrficient to accumulator.
Figure four, frequency dividing ratio adjustment are to the influence of phase jitter.
Figure five, finish level Four Pascal (Pascal) triangle numerical value counting circuit.Wherein have d type flip flop D, full adder circuit G or the door E, XOR gate F, with the door H.
Figure six, level Four Pascal (pascal) triangle numerical value analog computation result
Five, embodiment
Whole circuit of the present invention can design and be integrated on the integrated circuit as a circuit module.Also can form with discrete component, as:
D type flip flop D: model is CD4076; Or door E: model is CD4071;
XOR gate F: model is CD4070; Full adder circuit G: model is CD4008;
With door H: model is CD4081;
Realize the device of Pascal (Pascal) triangle numerical value computing, be in series by multistage accumulator and form, finish multistage accumulator and overflow quick Pascal (Pascal) triangle numerical value computing for importing.Wherein each grade accumulator is made up of delayer A, complementer B, full adder C, the output of the input termination previous stage accumulator of delayer A, the input of the output termination full adder C of delayer A, the input of full adder C also respectively with the output OUT of complementer B, previous stage accumulator
N+1, signal input part INn at the corresponding levels joins.Delayer A is made of d type flip flop D, complementer B by or door E and XOR gate F, full adder C is made of full adder circuit G, the input of delayer A is the output of the input termination previous stage full adder circuit G of d type flip flop D, the output of d type flip flop D and the input of full adder circuit G at the corresponding levels and complementer at the corresponding levels B's or the door, XOR gate input join.Constitute terminal auxiliary circuit with door H and two two input XOR gate (equivalence is three input XOR gate in the circuit), two three input XOR gate, the symbol end of exporting positive and negative numerical value is " CH ".
The present invention constitutes Pascal (Pascal) the triangle numerical value computing circuit of finishing of a level Four and sees figure five.Circuit diagram five is done following explanation: wherein CP is a clock signal, IN1, IN2, IN3, IN4 correspond respectively to preceding 4 row (corresponding accumulator has when overflowing to be " 1 ") of Pascal (pascal) triangle numerical value, CL is a reset signal, before circuit working,, prevent to occur not stationary state with the trigger zero clearing.D0, D1, D2, D3 are four outputs from low to high, and expression participates in the overflow status of accumulator to revise after according to the computing of different sequential cycle the numerical value of frequency divider frequency dividing ratio N by Pascal (Pascal) triangle numerical value.CH is-symbol position " 0 " expression output D0～D3 be on the occasion of, it is negative value that D0～D3 is exported in " 1 " expression.Analog result is shown in figure six.
Claims (3)
1, a kind of device of realizing the arithmetical triangle numerical operation, it is characterized in that this device is in series by multistage accumulator forms, finish multistage accumulator overflow for the input quick arithmetical triangle numerical value numerical operation, wherein each grade accumulator is made up of delayer (A), complementer (B), full adder (C), the output of the input termination previous stage accumulator of delayer (A), the input of the output termination full adder (C) of delayer (A), the input of full adder (C) also respectively with the output OUT of complementer (B), previous stage accumulator
N+1, signal input part INn at the corresponding levels joins.
2, the device of realization arithmetical triangle numerical operation according to claim 1, it is characterized in that delayer (A) is made of d type flip flop (D), complementer (B) by or door (E) and XOR gate (F) formation, full adder (C) is made of full adder circuit (G), the input of delayer (A) is the output of the input termination previous stage full adder circuit (G) of d type flip flop (D), the input of the output of d type flip flop (D) and full adder circuit at the corresponding levels (G) and complementer at the corresponding levels (B) or the door, XOR gate input join.
3, the device of realization arithmetical triangle numerical operation according to claim 1 and 2, it is characterized in that forming terminal auxiliary circuit, output numerical symbol end (CH) with door H and two two input XOR gate (F8, F9), two three input XOR gate (F7, F4).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021126038A CN1148878C (en) | 2002-01-29 | 2002-01-29 | Device to realize Pascal's triangle numerical operation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021126038A CN1148878C (en) | 2002-01-29 | 2002-01-29 | Device to realize Pascal's triangle numerical operation |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1361592A true CN1361592A (en) | 2002-07-31 |
| CN1148878C CN1148878C (en) | 2004-05-05 |
Family
ID=4742127
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB021126038A Expired - Fee Related CN1148878C (en) | 2002-01-29 | 2002-01-29 | Device to realize Pascal's triangle numerical operation |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1148878C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106849946A (en) * | 2016-12-13 | 2017-06-13 | 航天恒星科技有限公司 | A kind of fractional frequency division frequency synthesizer and decimal frequency dividing method |
-
2002
- 2002-01-29 CN CNB021126038A patent/CN1148878C/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106849946A (en) * | 2016-12-13 | 2017-06-13 | 航天恒星科技有限公司 | A kind of fractional frequency division frequency synthesizer and decimal frequency dividing method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1148878C (en) | 2004-05-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1172444C (en) | Clock multiplier having two feedback loops | |
| CN1118939C (en) | Phase detection apparatus | |
| Canny | Some algebraic and geometric computations in PSPACE | |
| CN102386926A (en) | Timing circuit and method for controlling signal timing | |
| Marsten et al. | Implementation of a dual affine interior point algorithm for linear programming | |
| US10877733B2 (en) | Segment divider, segment division operation method, and electronic device | |
| EP3320645B1 (en) | Clock recovery circuit | |
| CN1084088C (en) | Frequency synthesizer | |
| CN101789784A (en) | Configurable phase discriminator for time-delay locking ring | |
| CN2517178Y (en) | Fractional frequency division output phase compensation device | |
| CN1148878C (en) | Device to realize Pascal's triangle numerical operation | |
| CN1118205A (en) | A signal processing circuit and a method of delaying a binary periodic input signal | |
| CN100511125C (en) | Device for realizing CORDIC algorithm | |
| Bala et al. | An improved second order method for optimal load flow | |
| CN101079632A (en) | Low-jitter spread spectrum clocking generator | |
| CN103176948B (en) | A kind of single precision elementary function arithmetic accelerator of low cost | |
| CN101594146B (en) | Phase-locked loop circuit | |
| CN102843133B (en) | A kind of method of fast automatic adjustment voltage controlled oscillator resonance frequency | |
| CN1494217A (en) | Lock phase loop of low stable error and its correcting circuif | |
| CN106919536B (en) | A kind of accelerated method and its accelerator applied to triangular matrix and matrix multiplication | |
| CN1258881C (en) | Clock frequency dividing method and its implementation circuit | |
| CN2606494Y (en) | Digital phaselocked loops | |
| CN1126251C (en) | Comb filter | |
| CN2596675Y (en) | Full digital phase-locked loop | |
| CN113791753A (en) | FPGA-based programmable DSP supporting rapid division |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |