CN1347198A - Automatic correction system and method for radio-frequency synthesizer - Google Patents
Automatic correction system and method for radio-frequency synthesizer Download PDFInfo
- Publication number
- CN1347198A CN1347198A CN01132639A CN01132639A CN1347198A CN 1347198 A CN1347198 A CN 1347198A CN 01132639 A CN01132639 A CN 01132639A CN 01132639 A CN01132639 A CN 01132639A CN 1347198 A CN1347198 A CN 1347198A
- Authority
- CN
- China
- Prior art keywords
- voltage
- frequency range
- controlled oscillator
- frequency
- voltage controlled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims description 30
- 238000012937 correction Methods 0.000 title claims description 26
- 230000000052 comparative effect Effects 0.000 claims description 7
- 230000014509 gene expression Effects 0.000 claims description 3
- 238000006073 displacement reaction Methods 0.000 claims 4
- 230000001915 proofreading effect Effects 0.000 claims 2
- GOLXNESZZPUPJE-UHFFFAOYSA-N spiromesifen Chemical compound CC1=CC(C)=CC(C)=C1C(C(O1)=O)=C(OC(=O)CC(C)(C)C)C11CCCC1 GOLXNESZZPUPJE-UHFFFAOYSA-N 0.000 claims 2
- 230000001413 cellular effect Effects 0.000 abstract description 4
- 238000012545 processing Methods 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000010845 search algorithm Methods 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002650 habitual effect Effects 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The invention provides an automatic calibration circuit for a phase locked loop of a frequency synthesizer. An automatic calibration circuit selects an operational frequency range of a VCO(voltage controlled oscillator) of the phase locked loop. After tuning an operational frequency of the VCO at one end of a tuned frequency at every changing of a frequency, the circuit converts the range to digital. When a control voltage at a control input terminal of the VCO is changed from the present value, an operation to select a range is disabled. At that time, it is allowed to synchronize by using a reference signal of the loop. According to the circuit, it becomes available for a quick selection of a channel frequency even in an application such as a cellular phone necessary to change a frequency within several microseconds.
Description
The technical field of the invention
The present invention relates to the improvement of radiofrequency signal treatment technology medium frequency synthesizer.Specifically, relate to automatic calibration circuit, it allows the stable frequency operation on a plurality of frequency ranges.
Background of invention
Frequency synthesizer is used for producing stable CF signal in many wireless phone applications.When the user when a sub-district moves to another sub-district, need to change tranmitting frequency because another sub-district may operate on the different frequencies, so tranmitting frequency needs to change very apace.New tranmitting frequency may be different greatly, and for the user is not subjected to transfer to from a sub-district influence of another sub-district, tranmitting frequency must rebuild in several microseconds on the new channel frequency.
In order to change the synthesizer frequency fast, the phase locking of the channel frequency that the necessary Fast Reconstruction of phase-locked loop is new.The synthesizer design is complicated owing to several voltage controlled oscillators (VCO) can operate in whole cell phone frequency range.Therefore, VCO has to operate at a plurality of frequency ranges, maybe must provide a plurality of VCO to cover a plurality of frequency ranges.
Yet to use a plurality of VCO be expensive and be difficult to realize.
As the additional problem of implementing VCO, handle the deviation that deviation will cause operating frequency in the semiconductor fabrication, the difference of 10-15% is arranged between the VCO frequency tuning range like this.The present invention is directed to the synthesizer that uses public VCO, it may operate at a plurality of frequency ranges for interested entire spectrum, and avoids handling during manufacture the result that deviation causes.
Brief summary of the invention
The system that uses single VCO in the frequency synthesizer that can be operated in very wide signal bandwidth is disclosed.The VCO of phase-locked loop is digitally controlled so that VCO be tuned to different frequency ranges.When the operating frequency of synthesizer will be changed, a reference voltage source was connected to the voltage controlled oscillator control input end, the end of the frequency configuration of voltage controlled oscillator in its tuning range.The working frequency range of VCO is selectively switched, and monitors the voltage controlled oscillator control input end simultaneously.Determine the tuning voltage of voltage controlled oscillator control input end when comparator circuit and be reduced to referential data when following, the switching of voltage controlled oscillator working frequency range is under an embargo, and VCO obtains the phase-locked condition in the phase-locked loop.The processing procedure of selecting each frequency range and set up phase locking in the frequency range that comprises new channel frequency can realize in several microseconds.In GSM phone operational mode, the frequency that is used for 128 channels can be access in by using 16 working frequency range.
The accompanying drawing summary
Fig. 1 demonstration operates in frequency synthesizer a plurality of frequency ranges, that have phase-locked loop.
Fig. 2 shows the tuning range of each frequency range of a plurality of working frequency range of voltage controlled oscillator.
Fig. 3 according to the preferred embodiments of the present invention, be used to select the block diagram of automatic calibration circuit of each working frequency range of VCO.
Fig. 4 shows the binary search algorithm of the working frequency range can be used for finding out VCO.
Fig. 5 is to use binary search algorithm to find out block diagrams working frequency range, one embodiment of the present of invention of VCO.
Fig. 6 shows the processing procedure by the embodiment realization of Fig. 4.
The description of preferred embodiment
Referring now to Fig. 1, be presented at the block diagram of the frequency synthesizer that uses such as the application of portable radiotelephone on the figure.In the GSM portable radiotelephone was used, frequency synthesizer was equipped with many to 128 channel frequencys, is spaced apart about 200kHz.Frequency synthesizer comprises VCO12, and it has the output frequency F under the control of the control voltage on the control input end 13 that is added to VCO12
OutThe operating frequency of VCO12 is in fact as habitual effectively being set by frequency divider 14 in the frequency synthesizer.Phase-locked loop is by VCO 12, frequency divider 14, and phase wave detector 16 and loop filter 17 constitute.The reference frequency of high stable is added to reference input 19, and reference-input signal and be detected as the error signal that is added to loop filter 17 by the phase difference between the output signal of the VCO 12 of frequency division.Loop filter 17 is designed such that according to PHASE-LOCKED LOOP PLL TECHNIQUE the loop bandwidth that draws will allow to use F in the time of provisioning change frequency
RefInput reference signal locks F
Out
VCO 12 has the operating frequency range under the control of automatic calibration circuit 21.A plurality of switching frequency control units of VCO 12 are set up one of 16 working frequency range.During frequency shift, automatic calibration circuit 21 sequentially changes the operating frequency of VCO 12, represents to be in the frequency range that reaches phase locking by the frequency that VCO produces until the control voltages of 24 appearance in the control input end.
More specifically show each different frequency range that VCO 12 can be tuned on Fig. 2.In each frequency range n, VCO 12 will set up phase locking with the input reference frequency signal.As Fig. 3 institute witness, the VCO frequency range can such as electric capacity, and digitally be selected by switching varactor each tuned cell in parallel with the continuous tuning of VCO 12, and the broad tuning electric capacity that is added to VCO12 is corresponding to one of frequency range shown in Figure 2.A shown n frequency range has the nominal tuning range, and it is because the manufacture process tolerance can be different with different VCO.When the working frequency range of VCO was selected, the skew of tuning range was proofreaied and correct effectively by the present invention.
According to the processing of carrying out by preferred embodiment, the selection of working frequency range is from peak low band 1, and proceeds to high band n when frequency band search, and in search procedure, VCO 12 will set up and the phase locking of reference frequency.At searching period, 13 be charged to reference voltage VDS by controlling input, VCO is reset to its tuning range high-end.Because each frequency range is selected, VCO control voltage will remain on reference value, and till the frequency range that comprises the frequency of being selected by frequency divider 14 is selected, and VCO begins to carry out the phase locking with reference frequency signal.By the voltage potential on the control input end 13 that monitors VCO 12, can observe the phase locking condition.When control voltage 13 when its reference value that sets in advance moves on to the phase locking condition, automatic calibration circuit 21 will be forbidden any other Frequency Band Selection, thereby determine the frequency range of VCO 12.
The more detailed block diagram that shows automatic calibration circuit on Fig. 3.The Frequency Band Selection parts of VCO 12 comprise electric capacity storehouse 12B, are connected to the tuning varactor 12A of VCO 12 by switch S 1-S4.The connection of tuning capacity is under the control from binary 4 bit signals of counter 27, this signal can select VCO 12, how to 16 working frequency range.Selectively connect and disconnect each tuning capacity 12B in parallel, select the different working frequency range of VCO 12 with varactor tuning electric capacity 12A.
When selecting frequency shifts by the serial line interface 22 of the frequency synthesizer of Fig. 1, frequency divider is set up, and automatic calibration circuit is reset by terminal 30 by serial line interface 22.Reference voltage source 31 is connected to the control input end 13 of VCO 12 instantaneously by switch 29.Electric capacity 32 and inductance 33 keep electric charge, are used to set in advance the end of the output frequency of VCO 12 in its frequency range, and in a preferred embodiment, it is for the tuning restriction of the upper frequency of VCO 12.
Frequency Band Selection is the control that is in counter 27.Counter 27 is counted for the clock pulse by frequency division that produces from programmable frequency divider 35, produces a change in the output 24 of the binary counter 27 of four bits, causes the new numerical value of electric capacity 12C and new tuning bandwidth.The pulse that is added by counter 27 has enough width, and like this, phase-locked loop can reach locking when suitable frequency range is selected.
When frequency range was counted device 27 and selects, the control voltage at 13 places was compared device 26 and monitors continuously in the control input end.The voltage at 13 places, control input end that is illustrated in VCO 12 when comparator 26 is on being stored in electric capacity 32, when its numerical value that sets in advance reduces a amount for the comparator threshold value, and comparator 26 switches to forbids the further working frequency range of index VCO 12 of counter 27.
Above embodiment is represented ability of the present invention, it passes through digitally tuning VCO 13 to different frequency ranges, with in each frequency range with the frequency of the tuning VCO 12 of tuning varactor 12a, and the tuning range that can increase VCO widely is to very big operating frequency range.In addition, because traditional semiconductor processing techniques produces the element with very wide tolerance, the VCO circuit has big deviation owing to the manufacture process deviation certainly will have on the tuning range.Therefore, if the VCO frequency tuning arrives its normal tuning range, the highest then next adjacent frequency range can be used for producing interested channel frequency.
When carrying out the channel frequency selection by synthesizer, counter is reset at every turn, and the electric charge on the element electric capacity 32 is rebulid by the instantaneous closure of switch 29.The threshold value of comparator 26 also can be set to a numerical value, be used for compensation meeting any big deviation or temperature deviation in the manufacture process of trigger comparator 26 mistakenly, like this, when the phase locking condition was detected in the control input end of VCO 12, Frequency Band Selection can be forbidden reliably.
The preferred embodiments of the present invention begin to search for the frequency range that comprises interested channel frequency in peak low band.Yet other embodiments of the invention begin to carry out from other position.For example, might provide a counter, it begins counting from frequency segment number 8, and the lower frequency range that indexes, or to higher frequency range, depends on the state of the control voltage of VCO 12.
Fig. 4 shows binary search tree, and it can be implemented and find out interested frequency range in one embodiment of the invention.Searching algorithm is from supposing the number of frequency range that will be searched, and it is 16 frequency ranges according to the example of front, 0-15.Search is from middle frequency range 8.For example, if frequency range 3 is selected interested synthesizer frequencies, then searching algorithm by at first determine control voltage on the VCO 12 be greater than or find out frequency range 3 less than reference voltage.Because frequency range 3 is lower than frequency range 8,, and VCO is set is operated in frequency range 4 so search procedure is chosen in the intermediate bands between frequency range 8 and 0.At this moment, reference voltage is rebulid on the VCO control input end, and make similar decision: VCO control voltage be greater than or less than the reference voltage that is provided with.Because frequency range 3 is lower than frequency range 4, counter is arranged on the median between frequency range 4 and the frequency range O then, and promptly frequency range 2.
In case VCO operates in frequency range 2, the control input end of VCO is recharged, and control input voltage and reference voltage compare.Because frequency range 3 is on frequency range 2, understands systematicly control voltage and surpass now or equal reference voltage.Wherein VCO control voltage is with respect to the transition point of its relative amplitude of reference voltage change owing to found out, and frequency range is found out is frequency range 3 or frequency range 2.In case system tuning is to frequency range 3, it reaches locking with regard to the signal with the emending frequency synthesizer.
Above-mentioned binary search algorithm therefore by check only altogether four frequency ranges in 16 frequency ranges find out any frequency range that comprises signal frequency.
Fig. 5 provides such embodiment of the present invention, and wherein current VCO 12 frequency ranges are searched by binary search algorithm.Use radix-2 algorithm to come to find out suitable frequency range, provide even speed higher, that be used to select new synthesizer signal frequency as VCO 12.
Fig. 5 comprises the basic structure identical with front embodiment.Yet, using 16 working frequency range for VCO 12, the embodiment of Fig. 5 begins to search for from the frequency segment number 8 that is in the median between the minimum and high workload frequency range.In when beginning search, approximate by turn register (SAR) 27 provides binary number 1000, as the output of the frequency segment number 8 that is used for selecting VCO 12.Simultaneously, electric capacity 32 is charged to V by switch 29 and reference voltage source 31
Ref Comparator 26 monitors the control voltage on the VCO 12, if voltage reduces from the voltage level of pre-charge, then comparator 26 switches and represents to comprise and will be lower than segment number 8 frequently by the frequency range of phase-locked signal.On the other hand, if the control voltage of VCO 12 remains its numerical value that sets in advance, then comparator is to SAR 27 expressions, and interested frequency range is in frequency range more than 8.So SAR 27 will switch to higher or lower frequency range to frequency range, and continue the frequency range that search comprises interested frequency.When the VCO control voltage input terminal was recharged at every turn, frequency range was to switch by the enable signal that is added by counter 27, and this counter is exactly approximate by turn register in the present embodiment.
Show the frequency band search that produces locking condition on Fig. 6 in greater detail.When serial line interface 22 receives reset signal, expression begins to search for new working frequency range, and processing procedure begins at 40 places.Because 16 frequency ranges can be identified by the 4 bit output signal n of example SAR 27, call number is set to equal N, and promptly 4 bits are represented 16 different frequency ranges.So the intermediate bands that is used to begin to search for is set to 1000 (frequency ranges 8) by SAR 27, it also makes tuning frequency range high-end that switch 29 can set in advance the control voltage of VCO 12 at it.
The control voltage of VCO 12 is verified in Decision Block 42.If control voltage is less than the value of setting in advance, then in step 43, the content of SAR 27 1000 moved to right a bit and highest order b
3Be set to 0.At this moment, in step 46, switch 29 by from SAR 27 by OR (or) door enable signal be activated so that electric capacity 32 is charged to reference voltage V
Ref, make VCO 12 be in its tuning range high-end.Then,, determine bit number i, and in step 42, control voltage compares with reference voltage once more in step 48.
Be not less than V if determine VCO control voltage
Ref, represent that interested frequency range is in frequency range more than 8, then in step 44, processing procedure is proceeded, the bit b of the binary number of beginning
3-b
01000 move to right, and highest order is set to 1.
Processing procedure is proceeded, and be intermediate bands between frequency range 8 and peak low band 0 according to the next frequency range of the content choice of register 27, and promptly 4, or high band 15, promptly 15, depend on that frequency range is determined to be in below frequency range more than 8 still is.Step 42-48 is implemented i time altogether.During each calculation procedure 42-48, on the search tree of Fig. 4, find out a node.When i is reduced increment to 0 the time, the frequency range that comprises interested frequency will be found out.
The execution sequence of above-mentioned Fig. 6 can illustrate that with reference to the example of Fig. 4 wherein frequency synthesizer will be found out the signal in frequency range 3.When processing procedure 40 beginnings, i is set to equal 4, and total bit width is by b
3-b
0Representative.The control voltage 4 of VCO 12 before had been set to V
Ref, step 42 determine control voltage be less than, greater than, still equal V
RefBecause frequency range 3 is in frequency range below 8, in step 43, the content of SAR register 27 is moved to right, and b
3Be set to 0.In step 46, the control voltage input that is added to VCO 12 is recharged by instantaneous Closing Switch 29 once more.In step 48, the content that call number i is reduced 1. registers 27 identifies frequency range 4 now corresponding to the node in the search tree of Fig. 4.Control voltage is compared device 26 once more and is defined as equaling reference voltage, and bit b
2-b
0Moved to right, and b
2Be set to 0.The content of register 27 is identified as 0010, i.e. the frequency range 2 of search tree.In step 48, call number is reduced to 1 from 2 once more.Control voltage is determined to be equivalent to or greater than V in frequency range 2
RefTherefore, this indication is that the frequency range most probable is in frequency range more than 2.Therefore, the content of register 27 is moved to right, and b
1Be set to 1, determine frequency range 3 (content of register 27 is 0011).
As bit position B
3, B
2, B
1, and B
0In the step 42-49 of each position by Fig. 6 when being shifted, the frequency range of the closed frequency-of-interest of the result's of SAR 27 content identification.In case search tree has been looked into, just will set up the phase locking condition.Therefore, can see, the above-mentioned system that finds out frequency range interested fast depends on: begin search from the median of band limits, determine control voltage on the VCO 12 with respect to the relation between the reference voltage, and select more than the frequency range formerly or following frequency range according to comparative result.Equal after the bit number of SAR register 27 outputs at number of comparisons n, the afterbody of the search tree of Fig. 4 will be represented by SAR 27.The direction of frequency range interested is found out change in the output of comparator.SAR27 will identify two frequency ranges possible, closed frequency-of-interest, and according to comparator 26, for the relative status of each frequency range of two frequency ranges, between two frequency ranges, make one's options.
Above explanation of the present invention shows and has described the present invention.In addition, present disclosure only shows and describes the preferred embodiments of the present invention, as mentioned above, but be to be understood that, the present invention can use in various other combination, amendment scheme and environment, and change in the scope of the notion of the present invention that can here represent or revise, match with the above instruction and/or the skill or the knowledge of correlation technique.Embodiment described above also plans to illustrate enforcement known best mode of the present invention, and make those skilled in the art in such or other embodiment, to utilize the present invention, and by specific application of the present invention or use the various amendment schemes that need.Therefore, this explanation does not plan to be confined to the disclosed form of the present invention here.In addition, plan appended claims are taken as the embodiment that comprises replacement.
Claims (24)
1. an automatic correction system that is used for the frequency synthesizer phase-locked loop comprises
Be used for being created in the voltage controlled oscillator of the signal of a plurality of frequency ranges, it is used for changing working frequency range according to digital signal, and has the voltage tuning element, is used for changing operating frequency in each described working frequency range according to control voltage;
Counter is used for providing tuning control figure signal during the frequency range of selecting described voltage controlled oscillator, so that select each described frequency range;
Reference voltage source provides one to be used to set up the voltage of described voltage controlled oscillator in the operating frequency at an end place of its tuning range;
Switching circuit, the control input end charging that is used for when the frequency range of the described voltage controlled oscillator that carries out with described reference voltage changes the operation beginning, giving described voltage controlled oscillator;
Clock-signal generator is used to provide clock signal to described counter, so that index described counter, selects to be used for the different working frequency range of described voltage controlled oscillator thus; And
Comparator circuit, be connected sensing for the tuning voltage of each frequency range on described voltage controlled oscillator control input end of selecting by described counter, described comparator be connected when described control input when described charging level reduces, forbid that described counter further switches frequency range.
2. according to the automatic correction system of claim 1, wherein said counter is reset when begin each correction time at interval, so that each new signal frequency is selected identical frequency range will be produced by described synthesizer the time.
3. according to the automatic correction system of claim 1, wherein said voltage controlled oscillator is biased its tuning range high-end.
4. according to the automatic correction system of claim 2, wherein said switching circuit can be charged to described reference voltage to described voltage controlled oscillator control input when each new signal frequency will be produced by described synthesizer.
5. according to the automatic correction system of claim 1, wherein said control input end comprises electric capacity, is used to store the described reference voltage that adds from described switching circuit.
6. automatic correction system that is used to select the working frequency range of frequency synthesizer comprises:
Voltage controlled oscillator, be used for producing the output signal that is used for described synthesizer according to digital signal, select one of a plurality of frequency ranges with this, and have the voltage tuning element, be used for according to the operating frequency that changes at the control voltage that receives on the control voltage input terminal in a described working frequency range;
Reference voltage source, provide one be used to set up described voltage controlled oscillator at the voltage of the operating frequency at an end place of its tuning range to described tuned cell;
Switching circuit is used for when begin correction time at interval described control voltage of voltage-controlled oscillator input being charged to described reference voltage;
Comparator is used for described voltage and the described reference voltage of comparison on described voltage controlled oscillator input; And
Counter, be used for during proofreading and correct described frequency synthesizer, providing the tuning control figure signal that is used for selecting each described frequency range, described counter is provided with the beginning frequency range of described voltage controlled oscillator, and adjoining land switches to another working frequency range, until described comparator determine phase-locked loop that described control voltage is in the described synthesizer of expression reached with the frequency-locked condition of selecting frequency, with the predetermined relation of described reference voltage till.
7. according to the automatic correction system of claim 6, the working frequency range of wherein said counter beginning is set to the peak low band of described frequency range.
8. one kind is used for operating in the method for the voltage controlled oscillator of a plurality of discrete frequency ranges from dynamic(al) correction at phase-locked loop, comprising:
Control voltage on the described voltage controlled oscillator is pre-charged to reference voltage, and it is placed on described voltage controlled oscillator at one end of its frequency range;
Change described voltage controlled oscillator running frequency with discrete steps;
Monitor described control voltage of voltage-controlled oscillator; And
When described control voltage is forbidden the further change of described voltage controlled oscillator operating frequency when described reference value changes.
9. according to the method for claim 8, also be included in each correction time at interval before, charged in described voltage controlled oscillator control input end in advance.
10. according to the method for claim 8, also be included in each correction time at interval before, the working frequency range of described voltage controlled oscillator is reset to a predetermined described frequency range.
11. according to the method for claim 8, wherein said pre-charge step is placed on the high-frequency end of its frequency range to described voltage controlled oscillator, and described frequency range changes from minimum working frequency range.
12., wherein forbid the described further change of operating frequency during less than described reference voltage when described control voltage according to the method for being used for of claim 9 from dynamic(al) correction.
13. according to the method from dynamic(al) correction of being used for of claim 8, the step of the described operating frequency of wherein said discrete change comprises:
Generation has the clock signal of duration, and it allows described voltage controlled oscillator to reach locking condition with reference signal; And
Count described clock signal, draw the step that changes described working frequency range, when the described frequency range that comprises described reference signal was selected, described control voltage was set up the locking condition for described phase-locked loop thus.
14. according to the method from dynamic(al) correction of being used for of claim 8, wherein said frequency range is along the direction stepping of depending on the relation between described reference voltage and described control voltage.
15. the method from dynamic(al) correction of being used for according to claim 11 also comprises working frequency range that is between minimum working frequency range and the maximum operating frequency of initial selected.
16. an automatic correction system that is used to select the working frequency range of frequency synthesizer comprises:
Voltage controlled oscillator is used to produce the output signal that is used for described synthesizer, has a plurality of fixedly tuned cells, they are selectively moved according to digital signal, be used for selecting one of a plurality of working frequency range, and the voltage tuning element, be used to change the operating frequency in a described working frequency range;
Reference voltage source provides one to be used to set up the voltage of described voltage controlled oscillator in the operating frequency at an end place of its tuning range;
Switching circuit is charged to described reference voltage to the input of described control voltage of voltage-controlled oscillator when being used for each new working frequency range and being selected for described voltage controlled oscillator;
Comparator is used for described voltage and the described reference voltage of comparison on described voltage controlled oscillator input; And
Register, be used for during proofreading and correct described frequency synthesizer, providing the tuning control figure signal that is used for selecting each described frequency range, described register is provided with the working frequency range of the beginning of described voltage controlled oscillator, and adjoining land increases and reduces described working frequency range, until described comparator determine described synthesizer reached with the frequency-locked condition of selecting frequency till.
17. automatic correction system according to claim 16, wherein said counter is programmed the initialization frequency range of selecting to be used for described voltage controlled oscillator, be between the high band and low-frequency range of described voltage controlled oscillator, and, the frequency range adjoining land is changed to higher or lower working frequency range according to the result of more described control voltage when the described selectively frequency signal of search and described reference voltage.
18. according to the automatic correction system of claim 17, wherein said counter is approximate by turn register, it is according to clock pulse, from identifying initial its content of count value right shift of described initialization frequency range; And the value that changes its highest order according to the comparative result of described control voltage and described reference voltage.
19. automatic correction system according to claim 17, wherein said counter selects to be in the frequency range of the median between the described lower and higher working frequency range, and is chosen in next frequency range between one of described intermediate bands and described higher and lower working frequency range according to the comparative result of described control voltage and described reference work frequency range.
20. one kind is used for operating in the method for the voltage controlled oscillator of a plurality of discrete frequency ranges from dynamic(al) correction at phase-locked loop, comprises:
Control voltage on the described voltage controlled oscillator is pre-charged to reference voltage, and it is placed on described voltage controlled oscillator at one end of its frequency range;
Monitor described control voltage of voltage-controlled oscillator by relatively controlling voltage and reference voltage;
Comparative result according to control voltage and described reference voltage changes to higher or lower working frequency range to described voltage controlled oscillator operating frequency with discrete steps;
When each described voltage controlled oscillator working frequency range changes, described control voltage of voltage-controlled oscillator is recharged to reference voltage; And
When described control voltage forbids that described voltage controlled oscillator operating frequency further changes when described reference value changes.
21. method according to claim 20, the described operating frequency of the described voltage controlled oscillator of wherein said change selects to be in current tuning frequency range and the working frequency range between the highest or minimum working frequency range according to the adjoining land that concerns between described control voltage and the described reference voltage.
22. according to the method for claim 21, wherein said current tuning working frequency range initially is chosen as the median between minimum and high workload frequency range when begin correction time at interval.
23. one kind is used for operating in the method for the voltage controlled oscillator of a plurality of discrete frequency ranges from dynamic(al) correction at phase-locked loop, comprises:
Control voltage on the described voltage controlled oscillator is pre-charged to reference voltage, and it is placed on described voltage controlled oscillator at one end of its frequency range;
Described control voltage of voltage-controlled oscillator and reference voltage are compared;
Comparative result according to control voltage and described reference voltage, adjoining land changes described voltage controlled oscillator operating frequency and changes to higher or lower working frequency range from current selection frequency range adjoining land, in described current tuning frequency range and the median between the higher or lower working frequency range;
When each described voltage controlled oscillator working frequency range changes, described control voltage of voltage-controlled oscillator is recharged to reference voltage; And
From frequency range described in succession change and the comparative result of described control voltage and the described voltage that sets in advance, determine to comprise the working frequency range that causes described phase-locked loop to reach the signal of locking condition.
24. one kind is used for operating in the method for the voltage controlled oscillator of a plurality of discrete frequency ranges from dynamic(al) correction at phase-locked loop, comprises:
Control voltage on the described voltage controlled oscillator is pre-charged to reference voltage, and it is placed on described voltage controlled oscillator at one end of its frequency range;
The binary number of representative for the initialization frequency range of described voltage controlled oscillator is stored in the approximate by turn register;
With the described content choice working frequency range of approximate register by turn;
Described control voltage of voltage-controlled oscillator and reference voltage are compared;
(a) if described reference voltage surpasses control voltage, then described content of registers is moved to right, and the highest order of the content of described displacement is set to zero; Or
(b) if described reference voltage less than control voltage, then described content of registers is moved to right, and the highest order of the content of described displacement is set to 1;
When each described content of registers is shifted, described control voltage of voltage-controlled oscillator is recharged to described reference voltage; And
The content of the described register of continuous displacement, and the highest order that the content of described displacement is set according to the comparative result of the voltage on described voltage controlled oscillator input, and recharge described voltage controlled oscillator input, till described register shift N time, wherein N is the bit number of described binary number, thus, described content of registers sign is for the working frequency range that reaches the phase locking condition.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US65602300A | 2000-09-06 | 2000-09-06 | |
| US09/656,023 | 2000-09-06 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1347198A true CN1347198A (en) | 2002-05-01 |
Family
ID=24631308
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN01132639A Pending CN1347198A (en) | 2000-09-06 | 2001-09-05 | Automatic correction system and method for radio-frequency synthesizer |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JP2002111492A (en) |
| KR (1) | KR20020020187A (en) |
| CN (1) | CN1347198A (en) |
| TW (1) | TW521504B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101577542B (en) * | 2008-05-05 | 2011-07-27 | 北京中电华大电子设计有限责任公司 | Circuit and clock recovery method based on switching capacity comparison circuit |
| CN101667831B (en) * | 2008-09-05 | 2012-02-01 | 创杰科技股份有限公司 | Two-step VCO calibration method |
| CN101076941B (en) * | 2004-12-13 | 2012-04-04 | 松下电器产业株式会社 | Filter characteristic adjusting apparatus and filter characteristic adjusting method |
| CN103066996A (en) * | 2012-12-20 | 2013-04-24 | 上海宏力半导体制造有限公司 | Oscillator and self-calibration method thereof |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10108110A1 (en) * | 2001-02-21 | 2002-08-29 | Philips Corp Intellectual Pty | Receiver and method for initially synchronizing a receiver to the carrier frequency of a desired channel |
| GB2413019B (en) * | 2002-05-31 | 2006-03-29 | Renesas Tech Corp | Semiconductor integrated circuit device for communication |
| US7103337B2 (en) | 2002-05-31 | 2006-09-05 | Hitachi, Ltd. | PLL circuit having a multi-band oscillator and compensating oscillation frequency |
| GB2389254B (en) * | 2002-05-31 | 2005-09-07 | Hitachi Ltd | Semiconductor integrated circuit device for communication |
| JP4071681B2 (en) | 2003-07-24 | 2008-04-02 | 株式会社東芝 | Voltage controlled oscillator, frequency synthesizer and communication system |
| KR100817286B1 (en) | 2005-11-25 | 2008-03-27 | 삼성전자주식회사 | Phase-Locked Loop Having Voltage-Controlled Oscillator with Stable Frequency-Band Selection and Method Thereof |
| KR100712547B1 (en) * | 2006-01-24 | 2007-05-02 | 삼성전자주식회사 | Phase locked loop running at the plurality of frequency zones |
| KR100717103B1 (en) | 2006-03-04 | 2007-05-10 | 삼성전자주식회사 | Phase-locked-loop circuit capable of tuning oscillation frequency of a voltage controlled oscillator automatically and delay-locked loop circuit capable of tuning delay time of a delay line automatically |
| JP5231931B2 (en) * | 2008-10-10 | 2013-07-10 | キヤノン株式会社 | PLL circuit |
| TWI407700B (en) * | 2009-11-04 | 2013-09-01 | Ind Tech Res Inst | Calibration apparatus and method for capacitive sensing devices |
| US8154350B2 (en) * | 2010-03-17 | 2012-04-10 | Texas Instruments Incorporated | PLL with continuous and bang-bang feedback controls |
| TWI649974B (en) * | 2018-05-25 | 2019-02-01 | 茂達電子股份有限公司 | Digital phase locked loop with automatic correction function and automatic correction method thereof |
-
2001
- 2001-08-22 JP JP2001251055A patent/JP2002111492A/en active Pending
- 2001-08-31 KR KR1020010053259A patent/KR20020020187A/en active IP Right Grant
- 2001-09-03 TW TW090121752A patent/TW521504B/en not_active IP Right Cessation
- 2001-09-05 CN CN01132639A patent/CN1347198A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101076941B (en) * | 2004-12-13 | 2012-04-04 | 松下电器产业株式会社 | Filter characteristic adjusting apparatus and filter characteristic adjusting method |
| CN101577542B (en) * | 2008-05-05 | 2011-07-27 | 北京中电华大电子设计有限责任公司 | Circuit and clock recovery method based on switching capacity comparison circuit |
| CN101667831B (en) * | 2008-09-05 | 2012-02-01 | 创杰科技股份有限公司 | Two-step VCO calibration method |
| CN103066996A (en) * | 2012-12-20 | 2013-04-24 | 上海宏力半导体制造有限公司 | Oscillator and self-calibration method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2002111492A (en) | 2002-04-12 |
| TW521504B (en) | 2003-02-21 |
| KR20020020187A (en) | 2002-03-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1347198A (en) | Automatic correction system and method for radio-frequency synthesizer | |
| US6545547B2 (en) | Method for tuning a VCO using a phase lock loop | |
| KR100847687B1 (en) | Frequency Synthesizer and Frequency Calibration Method | |
| CN1052353C (en) | Fractional-N frequency synthesis with residual error correction | |
| KR100532476B1 (en) | Frequency synthesizer using a wide-band voltage controlled oscillator and fast adaptive frequency calibration technique | |
| US20030048139A1 (en) | Fast coarse tuning control for pll frequency synthesizer | |
| US5648744A (en) | System and method for voltage controlled oscillator automatic band selection | |
| US8169270B2 (en) | Overlapping, two-segment capacitor bank for VCO frequency tuning | |
| US9048848B2 (en) | PLL frequency synthesizer with multi-curve VCO implementing closed loop curve searching using charge pump current modulation | |
| US7382199B2 (en) | Methods for auto-calibration and fast tuning of voltage controlled oscillators in phase-lock loops | |
| US20120056654A1 (en) | Phase locked loop circuit including automatic frequency control circuit and operating method thereof | |
| US20090153252A1 (en) | Multi-band voltage controlled oscillator controlling module, phase locked loop utilizing which and related method thereof | |
| CN1496604A (en) | Automatic tuning of VCO | |
| US7301406B2 (en) | Method and system for calibrating input voltage of voltage controlled oscillator and digital interface used for calibrating input voltage | |
| US9030241B2 (en) | PLL frequency synthesizer with multi-curve VCO implementing closed loop curve searching | |
| CN105634480A (en) | Wide-band charge pump phase-locked loop and dynamic threshold automatic frequency tuning method | |
| US8509372B1 (en) | Multi-band clock generator with adaptive frequency calibration and enhanced frequency locking | |
| US20040164811A1 (en) | Wide lock range phase locked loop type frequency synthesizer capable of enhancing precision of phase/frequency comparator without increasing lockup time and its method for selecting oscillation frequency | |
| WO2002076009A1 (en) | Fractional-n frequency synthesizer with fractional compensation method | |
| CN107846216B (en) | Phase-locked loop self-calibration circuit | |
| US7400205B2 (en) | Frequency synthesizer and oscillation control method of frequency synthesizer | |
| US6693987B1 (en) | Digital-to-analog DAC-driven phase-locked loop PLL with slave PLL's driving DAC reference voltages | |
| US20080036544A1 (en) | Method for adjusting oscillator in phase-locked loop and related frequency synthesizer | |
| Lee et al. | Fast AFC technique using a code estimation and binary search algorithm for wideband frequency synthesis | |
| JP4288425B2 (en) | PLL circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |