CN1336727A - Pulse type counting method - Google Patents
Pulse type counting method Download PDFInfo
- Publication number
- CN1336727A CN1336727A CN 01113296 CN01113296A CN1336727A CN 1336727 A CN1336727 A CN 1336727A CN 01113296 CN01113296 CN 01113296 CN 01113296 A CN01113296 A CN 01113296A CN 1336727 A CN1336727 A CN 1336727A
- Authority
- CN
- China
- Prior art keywords
- signal
- pulse
- circuit
- counter
- counting method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Radar Systems Or Details Thereof (AREA)
Abstract
The method can be used as a substitute for prior art digital information processing method of radar system. The beat frequency signal from fore-end mixer is transferred to amplifying section of IF circuit, after being amplified, it is transfered into comparer. The positve and negative pulse signal from the mixer is clamped in 0-5V (square wave signal) by clamping circuit, after being synchronized, the pulse signal is transfered into counter which is controlled by system pulse generator to do zero clearing at fixed time, to output count value into latch to be drived by driving circuit to display on display circuit. The key of this invention is the realization of comparer, counter, latch and system pulse generator. Said invention overcomes instability of software and complexity of algorithm since that pure hardware design enhances the speed of system responding. It has simple structure, high stability and easy to integrated radar system.
Description
Technical field
The invention provides a kind of pulse counting method, more precisely relate to a kind of digital information processing method that can replace existing radar system.Belong to the frequency modulated continuous wave radar technical field.
Background technology
The signal processing of existing radar system adopts digital signal processor (DSP) to realize more.Utilize DSP to carry out software programming, use some complicated algorithm,, obtain required result according to radar echo information.In existing anticollision radar system, utilize DSP to obtain the distance of measured target.Because the complexity that DSP itself realizes, must cause: cost is too high, circuit structure complexity, stable a series of deficiencies such as not enough.Be difficult to promote in practical application with in the middle of producing.
Summary of the invention
The objective of the invention is to, a kind of pulse counting method is provided, it can successfully overcome the deficiency of DSP processor, and it is convenient, simple in structure to realize, repeatability and transplantability are good, and cost reduces greatly with respect to DSP.Thereby, be more suitable for practical application and production.
The objective of the invention is to implement by following basic principle as shown in Figure 1:
Send into the amplifier section of intermediate-frequency circuit from the difference frequency signal (class sinusoidal signal) of front end frequency mixer output, arrive comparator through amplifying signal, the positive negative pulse stuffing signal of comparator output, (this pulse is a square-wave signal, but can not use as logic level) (this moment, signal was square-wave signal at 0 to 5 volt through the clamp circuit clamper, and can be used as logic level), this pulse is sent into rolling counters forward by after synchronous.Counter (decimal system) is by system's pulse generator control, and regularly zero clearing is exported count value to latch, and is driven into display circuit demonstration output by drive circuit.
Key of the present invention is the realization of comparator, counter and latch and system's pulse generator.The effect of comparator is that the class sinusoidal signal is converted to square wave.Counter and latch and system's pulse generator are the design's cores.Its groundwork flow process is: the crystal oscillator of 4MHz is as system clock, and its while is as the clock signal of shaping circuit, latch, delayer, system's pulse generator.When starting working, according to actual calibration result, determine 1 meter frequency that distance is corresponding, and this frequency be scaled the cycle that the dial-up input is BCD (binary-coded-decimal code) sign indicating number of 100 times cycle correspondence.Certainly, the crystal oscillator of other frequencies also can, it and system's echo-signal, the frequency height that is homodyne difference mixed frequency signal is relevant, the frequency height of echo-signal then crystal oscillator frequency also wants high relatively, the echo-signal frequency is low, and then crystal oscillator frequency is also low relatively, the corresponding echo-signal highest frequency of the crystal oscillator of the 4MHz here is 1MHz, the 4MHz signal is as the counting input of system's pulse generator, this counter values is compared with the toggle switch input value, when Counter Value during greater than the dial-up input value, comparator output high level, this high level latchs the permission signal as the synchronous reset signal of system's pulse generator and latch, and after the time-delay through 2 system clocks, as the asynchronous resetting signal of pulse counter.This moment, the count value of pulse counter was latched, and zero clearing then begins the counting of following one-period.The count value that latchs through seven sections decoding circuits after, output to drive circuit, and send charactron to show.
In this invention, most important design philosophy has 3 points: the 1) use of toggle switch, can set the dial-up input value flexibly according to different systems, and strengthened the flexibility of design and the portability of this method greatly.Thereby avoided the system parameters change, whole procedure will and then be rewritten, and also burning loaded down with trivial details again of CPLD (CPLD).This is to simplifying circuit and all playing a part positive to the protection of CPLD performance.2) dial-up numerical value concentrated chosen the ingenious design with the scaling position of display circuit part.According to the design, can directly the pulse counter value be delivered to display circuit very easily, obtain distance value, rather than realize according to the traditional mathematical operation and the method for tabling look-up.The frequency of supposing one meter of radar system echo-signal correspondence is 4KHz, obtain its cycle earlier, multiply by 100 again, get 25ms, corresponding binary-coded decimal (0,010 0101.0000 0000) is imported as toggle switch, in fact, the timing time of system's pulse generator at this moment is exactly 25ms, pulse counter is counted in the time at 25ms exactly, then count value is delivered to latch,, then be easy to draw if at this moment echo-signal is 4KHz just, pulse counter is in 100 pulses of 25ms time inside counting, pulse counter adopts 5 10 system counters, and this hour counter is output as 0,000 0,000 0,001 0,000 0000, gives up last position when deciphering, promptly get high 4 0,000 0,000 0,001 0000, and after when showing, decimal point being taken at the 3rd, that is: 0,000 0,000 0001.0000, as Fig. 2, at this moment, demonstration is 1 meter on the charactron.As can be seen, operation such as in whole counting and procedure for displaying, do not carry out any calculating or table look-up, this has simplified design to a great extent, has shortened system response time greatly.3) pure hardware designs is accelerated system response time, fundamentally breaks away from the instability of software, the complexity and the slower restriction of the speed of response of algorithm.
The present invention realizes easy, and each several part circuit engineering requirement and union relation is as follows:
1) amplifying circuit
The basic role of amplifying circuit has two: the radar echo signal of great dynamic range is amplified to the required threshold level of follow-up comparison circuit, and the quadratic power of echo signal amplitude and target range is inversely proportional to.If detection range is 1～100 meter, then the echo amplitude dynamic range is 10000 times, 80dB.Amplifying circuit need all be amplified to the level that follow-up comparison circuit requires to the signal in investigative range.Implementation method can adopt low-noise preamplifier and automatic gain control amplifier cascade or Domain Dynamic compression method.Low-noise preamplifier can adopt resolution element, as triode, or uses operational amplifier, waits as MAX4106 and realizes.
2) comparator and clamp circuit
Comparator is that the sinusoidal wave that amplifies output is converted to square wave.The square wave high level is 5V, and the effect of clamp circuit is, the square wave clamper that comparator is produced is at 0～5V, as digital logic level.If comparator is output as 0～5V, then clamp circuit can omit.
Comparator can realize with this schmitt trigger or 244 drivers, here the comparator that constitutes of 555 sines that need not be traditional-square wave conversion circuit and amplifier.Because the performance impact of device, this schmitt trigger is applicable to that the echo-signal frequency is no more than the situation of 500KHz, and 244 driver applicable band broads can arrive the MHz order of magnitude.
3) display circuit
Display circuit adopts seven segment digital tubes to show,, is shown after driver drives by the signal of seven-segment decoder output again.Seven-segment decoder is seen Fig. 2 in the inner realization of CPLD.
In theory, can be amplified to the required level of comparator to echo-signal no matter target range how far, needs only amplifier, the present invention just can detect the target of this distance.In fact, because the restriction of device performance and radio frequency part has certain range sensing scope, and concrete investigative range and concrete radar system relating to parameters.
This invention is compared with prior art, has fairly obvious advantage:
A. realization simple in structure is convenient
Peripheral circuit based on CPLD is very simple, has just determined the succinct of this invention.And in the present invention, all digital circuit parts all can realize in CPLD, have simplified circuit PCB layout design, and pure hardware designs is accelerated system response time, and realizes easily.
B. be convenient to the integrated of whole radar
The present invention is integrated in all numerical portions in a slice chip, and the simulation part separation structure is simple, makes whole signal processing to realize fully on 1/9th dsp board, makes the whole system volume dwindle greatly, is convenient to the integrated of whole system.
C. precision height
During the DSP Analog signals, need carry out the A/D conversion earlier, this exists sampling error and quantization error, and these two kinds of errors are inevitable.In addition, the institute of software programming during processing is the numerical accuracy error inevitably, also can make entire process machine precision be affected, and also can cause output result's mistake sometimes.Use pulse counting method, do not need the A/D conversion, but, carry out pure hardware handles, thereby make processing accuracy improve greatly according to received raw information.Existing DSP processor error is ± 0.15 meter.And can be up to 0.000208 meter with the precision of pulse counting method processing.Precision improves greatly.
D. good stability
The instability of software, the complexity and the slower restriction of the speed of response of algorithm are fundamentally broken away from the utilization of pulse counting method, and there is not logic error in the realization of pure hardware.
E. transplantability is good
Each different system of DSP processor pair all will carry out the change on the software, and is strong to the dependence of development system.And pulse counting method after design is finished, to different system, only needs the manual dial-up input that is provided with, and does not rely on development system.
F. be easy to expansion
But the online modification of CPLD makes the needs that this design can be different according to system, arbitrarily extended processing functions.For example, can increase the functions such as output, data serial ports (parallel port) transmission of reporting to the police.
G. high cost performance
Pulse counting method greatly reduces cost, can make cost reduce by tens times, and this method better performances, makes whole design have high cost performance.
Description of drawings
Fig. 1 is the basic principle block diagram of pulse counting method provided by the invention.
Fig. 2 is that the square frame partial logic of corresponding diagram 1 is realized schematic diagram.
The specific embodiment
Further specify substantive features of the present invention and significant progressive below by embodiment.
Embodiment 1
Suppose that frequency corresponding to one meter of a radar is 5KHz, then obtain earlier its T=0.0002 reciprocal, multiply by again 100, get T100=0.02 second, namely 20 milliseconds, corresponding binary-coded decimal was 0,010 0000.0000 0000 (being accurate to 0.01 millisecond) imported this value by toggle switch, as gate time thresholding, system The pulse generator count value is compared with the toggle switch value of input, when Counter Value greater than the dial-up input value The time, comparator output high level, this high level is as synchronous reset signal, the lock of system's pulse generator Storage latch the permission signal, and after the time-delay through 2 system clocks, different as pulse counter The step reset signal. Pulse counter as input, records the number of this square wave with homodyne difference square-wave signal, Latch when allowing signal when latch receives, the count value of pulse counter is latched. Pulse counter When receiving the asynchronous resetting signal, the pulse counter zero clearing begins the counting in next cycle. The meter that latchs Numerical value through seven sections decoding circuits after, output to drive circuit, and send charactron to show. If, at this moment The echo-signal frequency is 48.3KHz, after then processing by pulse counting method, is shown as 9.7 at charactron Rice (according to actual conditions, when showing, only get decimal point after 1). If the echo-signal frequency is 489.6KHz then charactron is shown as 97.9 meters. In fact, for the user, need to do It only is the input that requirement arranges toggle switch according to real system. Other work is fully by step-by-step counting Automatically finish. Easy to use.
Embodiment 2
If one meter respective frequencies of radar is 7.2KHz, then T100=13.89 milliseconds, corresponding binary-coded decimal is 0,001 0011.1000 1001, only need that then the value of toggle switch is arranged to this value by hand and get final product. Realize Simple and convenient. All the other are with embodiment 1.
Claims (8)
1, a kind of pulse counting method is characterized in that:
(1) the difference frequency class sinusoidal signal of exporting from frequency mixer is sent into the amplifier section of intermediate-frequency circuit, through amplifying signal to comparator, the positive negative pulse stuffing square-wave signal of comparator output through the clamp circuit clamper at 0 to 5 volt, as digital logic level, this pulse is sent into rolling counters forward by after synchronous;
(2) metric counter is by system's pulse generator control, and regularly zero clearing is exported numerical value to latch, and is driven into display circuit demonstration output by drive circuit, is a kind of pulse counting method that utilizes pure hardware system to realize.
2, by the described pulse counting method of claim 1, it is characterized in that described system pulse generator is as the counting input with the 4MHZ signal, this counter values is compared with the toggle switch input value, when Counter Value during greater than the dial-up input value, comparator output high level, this high level latchs the permission signal as the synchronous reset signal of system's pulse generator and latch, and after the time-delay of 2 system clocks, asynchronous resetting signal as pulse counter, the count value of step-by-step counting this moment is latched, zero clearing then begins the counting of following one-period.
3, by claim 1 or 2 described pulse counting methods, it is characterized in that described pulse counter adopts 5 the decimal system, when deciphering, give up last position, get high 4, and after when showing, decimal point being taken at the 3rd, can directly the pulse counter value be delivered to display circuit easily, obtain distance value.
4, by the described pulse counting method of claim 1, the numerical value that it is characterized in that described latches through seven sections decoding circuits after, output to drive circuit, and send to charactron and show.
5, by the described pulse counting method of claim 1, it is characterized in that described amplifying circuit is amplified to the level that follow-up comparison circuit requires to the signal in investigative range, the method for realization is to adopt low-noise preamplifier and gain-controlled amplifier tandem type Domain Dynamic compression method.
6,, it is characterized in that described low-noise preamplifier adopts resolution element, as triode exclusive disjunction amplifier such as MA * 4106 by the described pulse counting method of claim 5.
7, by the described pulse counting method of claim 1, it is characterized in that described comparator if be output as 0～5V, then the clamper current potential can omit.
8,, it is characterized in that described comparator is no more than in the echo-signal frequency to use this schmitt trigger under the 500KHZ by the described pulse counting method of claim 1; Use 244 drivers when surpassing.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB011132965A CN1193503C (en) | 2001-07-06 | 2001-07-06 | Pulse type counting method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB011132965A CN1193503C (en) | 2001-07-06 | 2001-07-06 | Pulse type counting method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1336727A true CN1336727A (en) | 2002-02-20 |
| CN1193503C CN1193503C (en) | 2005-03-16 |
Family
ID=4660031
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB011132965A Expired - Fee Related CN1193503C (en) | 2001-07-06 | 2001-07-06 | Pulse type counting method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1193503C (en) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2008022582A1 (en) * | 2006-08-17 | 2008-02-28 | Lianghong Jia | General counter for increment type encoder |
| CN101938260A (en) * | 2009-06-30 | 2011-01-05 | 英特尔公司 | Squelch filtration to limit false wakeups |
| CN101625559B (en) * | 2009-08-04 | 2011-04-13 | 宁波大学 | Position control method of servo motor |
| CN105182314A (en) * | 2015-08-12 | 2015-12-23 | 中国电子科技集团公司第十四研究所 | Digital array radar DBF system benchmark timing generation module and method |
| CN105301947A (en) * | 2015-11-17 | 2016-02-03 | 中国联合网络通信集团有限公司 | Timing method and timing device |
| CN105337592A (en) * | 2015-08-28 | 2016-02-17 | 北京航天自动控制研究所 | Method for monitoring period stability of fixed-period pulses |
| CN108535540A (en) * | 2018-05-08 | 2018-09-14 | 成都信息工程大学 | A kind of method of magnetron radar transmitter frequency transient measurement |
| CN111865242A (en) * | 2020-07-21 | 2020-10-30 | 无锡威孚高科技集团股份有限公司 | Radar gain closed-loop control method, device and system |
-
2001
- 2001-07-06 CN CNB011132965A patent/CN1193503C/en not_active Expired - Fee Related
Cited By (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2008022582A1 (en) * | 2006-08-17 | 2008-02-28 | Lianghong Jia | General counter for increment type encoder |
| CN101938260A (en) * | 2009-06-30 | 2011-01-05 | 英特尔公司 | Squelch filtration to limit false wakeups |
| US8812878B2 (en) | 2009-06-30 | 2014-08-19 | Intel Corporation | Limiting false wakeups of computing device components coupled via links |
| CN101938260B (en) * | 2009-06-30 | 2015-08-26 | 英特尔公司 | For limiting the noise elimination filtering that puppet is waken up |
| CN101625559B (en) * | 2009-08-04 | 2011-04-13 | 宁波大学 | Position control method of servo motor |
| CN105182314A (en) * | 2015-08-12 | 2015-12-23 | 中国电子科技集团公司第十四研究所 | Digital array radar DBF system benchmark timing generation module and method |
| CN105337592B (en) * | 2015-08-28 | 2018-05-01 | 北京航天自动控制研究所 | A kind of fixed cycle pulse period stability monitoring method |
| CN105337592A (en) * | 2015-08-28 | 2016-02-17 | 北京航天自动控制研究所 | Method for monitoring period stability of fixed-period pulses |
| CN105301947B (en) * | 2015-11-17 | 2017-09-26 | 中国联合网络通信集团有限公司 | A kind of clocking method and time set |
| CN105301947A (en) * | 2015-11-17 | 2016-02-03 | 中国联合网络通信集团有限公司 | Timing method and timing device |
| CN108535540A (en) * | 2018-05-08 | 2018-09-14 | 成都信息工程大学 | A kind of method of magnetron radar transmitter frequency transient measurement |
| CN108535540B (en) * | 2018-05-08 | 2020-10-23 | 成都信息工程大学 | Method for instantaneously measuring transmitting frequency of magnetron radar |
| CN111865242A (en) * | 2020-07-21 | 2020-10-30 | 无锡威孚高科技集团股份有限公司 | Radar gain closed-loop control method, device and system |
| CN111865242B (en) * | 2020-07-21 | 2024-04-05 | 无锡威孚高科技集团股份有限公司 | Radar gain closed-loop control method, device and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1193503C (en) | 2005-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100547354C (en) | The absolute type circle capacitor grid transducer measurement mechanism that is used for Absolute position measurement | |
| CN1193503C (en) | Pulse type counting method | |
| CN1963543A (en) | Improved method and apparatus for measuring stability of frequency of time domain signal | |
| CN203858351U (en) | High-precision detection device of magnetic resonance signal of cesium optical pump | |
| CN116436588B (en) | High-precision signal capturing and measuring device | |
| CN1118083A (en) | Infrared touch screen photoelectric detecting and positioning system | |
| CN1230688A (en) | Electric power calculating device | |
| CN101339476A (en) | Method for recognizing touch screen touch point for laser range finding | |
| CN203658463U (en) | Digital frequency meter based on DSP | |
| JPS61207973A (en) | Correlation type time difference meter | |
| CN1963398A (en) | Frequency dividing circuit based on orthogonal intersection code signal | |
| CN111562798A (en) | Device capable of generating fixed-angle pulse at specified position and working method thereof | |
| RU2803254C1 (en) | Probabilistic device for calculation of variance | |
| CN2864599Y (en) | SOC two-phase orthogonal signal counter with low-power consumption | |
| CN101272147B (en) | A/D converting circuit with inverse proportion characteristic physical quantity | |
| CN2220060Y (en) | Auxiliary processing digital indicator | |
| Artyukh et al. | Event timing system for Riga SLR station | |
| SU1056252A1 (en) | Device for checking shaft rotation angle encoder | |
| CN2735665Y (en) | Device for frequency multiplication with a factor 2N suitable for low source signal frequency and large multiple of frequency multiplication | |
| CN117908700A (en) | USB HID equipment system, method, device, processor and storage medium for collecting key and knob actions by FPGA | |
| CN2108308U (en) | Audiofrequency measurer | |
| CN115981212A (en) | Intelligent control method and system for electric power instrument | |
| CN2106357U (en) | Ultrasonic flowmeter transducer installation positioner | |
| SU678496A1 (en) | Oscillogram reading-out device | |
| CN2672698Y (en) | Novel time interval measurer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |