CN1323355C - Real-time adjustable reset method and device for watch dog - Google Patents

Real-time adjustable reset method and device for watch dog Download PDF

Info

Publication number
CN1323355C
CN1323355C CNB021551588A CN02155158A CN1323355C CN 1323355 C CN1323355 C CN 1323355C CN B021551588 A CNB021551588 A CN B021551588A CN 02155158 A CN02155158 A CN 02155158A CN 1323355 C CN1323355 C CN 1323355C
Authority
CN
China
Prior art keywords
house dog
counter
integrated package
cpu
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB021551588A
Other languages
Chinese (zh)
Other versions
CN1506825A (en
Inventor
李卫东
唐荣道
江琥
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZTE Corp
Original Assignee
ZTE Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZTE Corp filed Critical ZTE Corp
Priority to CNB021551588A priority Critical patent/CN1323355C/en
Publication of CN1506825A publication Critical patent/CN1506825A/en
Application granted granted Critical
Publication of CN1323355C publication Critical patent/CN1323355C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Abstract

The present invention relates to a real-time adjustable method and a device of a watchdog, belonging to an electric communication technique. The device comprises a watchdog integrated block. The device is characterized in that the device also comprises a programmable counter, wherein the programmable counter is connected with an external clock; a center processing unit (CPU) generates a time setting signal which is input into the programmable counter; the watchdog integrated block outputs a reset signal and an overflow signal to the programmable counter; the programmable counter can generate a relevant reset signal to the CPU; oscillating frequency of the external clock determines the width of a reset pulse; the CPU generates a conditional time setting signal, and the count values of the counter determined by the time setting signal regulate the waiting time of the watchdog integrated block. The present invention has the advantages of simple and practical circuit, high reliability, low cost and wide application range.

Description

A kind of house dog Adjustable real-time repositioning method and device
Technical field
The present invention relates to electrical communication technology, relate in particular to a kind of house dog Adjustable real-time repositioning method and device.
Background technology
Microprocessors such as POWER PC, network processing unit are widely used in various communication apparatus at present, sort processor and former with the single-chip microcomputer be the microprocessor of representative not only in that great changes have taken place on the function He on the processing power, and in the bootstrapping that powers on, significant variation is arranged also.
Single-chip microcomputer in power-up initializing and operate as normal to the reset monitoring chip require as broad as longly, can unify to handle.But POWER PC and network processing unit are because its function is increasingly sophisticated and perfect, and the bootstrapping time that therefore powers on is also more and more longer, so just produced to the WatchDog Timer time power on operate as normal in the requirement distinguished to some extent.On the one hand, POWER PC and network processing unit are longer to the time of WatchDog Timer time set in the bootstrapping process that powers on, and guarantee that it can not be reset because of not exporting feeding-dog signal in the bootstrapping process that powers on.On the other hand, after entering operate as normal, requirement will be lacked the time of WatchDog Timer time set as far as possible again, finds the processor operation irregularity early, handles to reduce loss.According to the different conditions of system, need the real time altering house dog stand-by period simultaneously.
Common watchdog circuit in order to address this problem, increases a timer and a plurality of counting clock usually at present, when system powers on, by the clear dog of one of them counting clock, after about 10 seconds of timing, switches to CPU again and feeds the dog mode.As publication number is 2519335 " control logic circuit of a kind of house dog ", this scheme adopt a watchdog chip and, a timer, two counting clocks.Though this circuit has solved the requirement that will grow the time of WatchDog Timer setting in the bootstrapping process that powers on, can't realize the function of real time altering house dog stand-by period.
Summary of the invention
The object of the present invention is to provide a kind of house dog Adjustable real-time repositioning method and the device that can adjust the house dog stand-by period in real time.
The method applied in the present invention is: this house dog Adjustable real-time repositioning method, it is characterized in that: in house dog, adopt programmable counter, this counter carries out cycle count by the time quantum of external clock reflection counting, CPU produces time setting signal with good conditionsi, adjust the stand-by period of house dog integrated package by the count value of the determined counter of described time setting signal, the house dog integrated package carries out corresponding reset operation according to overflow status and CPU work real-time status to counter or CPU simultaneously;
When system powers on or is under-voltage, make time setting signal enter preset condition, determine the stand-by period of house dog integrated package this moment; When the CPU operate as normal, produce another corresponding time setting signal, determine the stand-by period of house dog integrated package, the house dog integrated package receives the feeding-dog signal that CPU regularly produces, and this moment, the house dog integrated package was to counter O reset;
When CPU was unusual, CPU did not have feeding-dog signal and feeds back to the house dog integrated package, and house dog integrated package output corresponding signal makes counter begin counting, and when counter was output as entirely " 1 ", the house dog integrated package was exported reset signal, and CPU is resetted;
Described system power on or the stand-by period of the house dog integrated package that time setting signal reflected when under-voltage longer; The stand-by period of the house dog integrated package that time setting signal reflected during the CPU operate as normal is shorter relatively;
When described house dog integrated package overflows, determine the figure place of counter according to time setting signal, and counter adds 1;
When described house dog integrated package overflows, judge whether external clock is in rising edge earlier,, then keep counter if not be in rising edge; If be in rising edge, then determine the figure place of counter, and counter adds 1 according to time setting signal.
The house dog Adjustable real-time resetting means of this realization said method, comprise the house dog integrated package, it is characterized in that: also comprise programmable counter, described programmable counter connects an external clock, CPU generation time signalization input programmable counter, house dog integrated package output reset signal and spill over are to programmable counter, and programmable counter produces relevant reset signal to CPU, and the oscillation frequency of external clock is determined reseting pulse width;
The relevant reset signal that described program counter produces is cpu reset signal or professional reset signal;
Described watchdog reset integrated package is chip MAX706T;
Described external clock adopts other clock source on chip IC M7555 or the system single board;
Described program counter can adopt complex programmable logic device (CPLD) or on-site programmable gate array FPGA chip.
Beneficial effect of the present invention is: in the present invention, by adopting programmable counter, the stand-by period of setting first and follow-up house dog within the specific limits is provided, different conditions according to system, the stand-by period of energy real time altering house dog, to satisfy Power PC and network processing unit NP etc. to resetting and the requirement of watchdog function, the present invention adopts integrated circuit directly to combine, integrated level height like this, than discrete devices higher reliability is arranged, particularly programmable counter utilizes complex programmable logic device (CPLD) pin and macroelement in the system to form, cost of the present invention is reduced relatively, function provided by the present invention is more comprehensive, for example feed dog time Adjustable real-time, can periodically produce reset signal to unusual CPU, CPU resets etc. with can separating with business, and can adjust neatly according to concrete applicable cases, therefore, circuit of the present invention is simple and practical, the reliability height, cost is low, has the scope of application widely.
Description of drawings
Fig. 1 is a circuit theory synoptic diagram of the present invention;
Fig. 2 is an electrical block diagram of the present invention;
Fig. 3 is a control flow synoptic diagram of the present invention.
Embodiment
With embodiment the present invention is described in further detail with reference to the accompanying drawings below:
According to Fig. 1, Fig. 2 and Fig. 3, as depicted in figs. 1 and 2, the present invention includes house dog integrated package MAX706T and programmable counter, described programmable counter connects an external clock, external clock adopts other clock source on chip IC M7555 or the system single board, the oscillation frequency of this external clock is determined reseting pulse width, this reseting pulse width is about 12ms, programmable counter is made up of complex programmable logic device (CPLD) pin and macroelement unnecessary in the system, can adopt complex programmable logic device (CPLD), as EPM7128 or employing on-site programmable gate array FPGA chip, CPU produces two time setting signal SEL0, SEL1 imports programmable counter, house dog integrated package MAX706T output reset signal RESET_ and spill over WDO_L are to programmable counter, programmable counter produces relevant reset signal to CPU, as cpu reset signal RSTOUT1 and professional reset signal RSTOUT2.
In the present invention, adopt programmable counter, this counter carries out cycle count by the time quantum of external clock ICM7555 reflection counting, CPU produces time setting signal SEL0 with good conditionsi, SEL1, by described time setting signal SEL0, the count value of the determined counter of SEL1 is adjusted the stand-by period of house dog integrated package MAX706T, overflow status and CPU work real-time status that while house dog integrated package MAX706T is reflected according to spill over WDO_L, counter or CPU are carried out corresponding reset operation, house dog integrated package MAX706T is as the master reset chip, cooperate programmable counter, finishing house dog, to overflow the time adjustable.
With regard to its concrete control procedure, as shown in Figure 3, when system powers on or is under-voltage, make time setting signal SEL0, SEL1 enters preset condition, at this moment, time setting signal SEL0 from CPU I/O pin, SEL1 is in input state, by drawing on it is carried out or drop-down, making and feeding dog stand-by period signalization is preset condition, determine the stand-by period of house dog integrated package MAX706T this moment, as shown in Figure 1, waiting time is provided with for feeding the dog stand-by period, when system powers on, hand-reset, or supply voltage produces reset signal RESET_L by house dog integrated package MAX706T when being lower than normal working voltage; When the CPU operate as normal, produce another corresponding time setting signal SEL0, SEL1, determine the stand-by period of house dog integrated package MAX706T, house dog integrated package MAX706T receives the feeding-dog signal WDI_L that CPU regularly produces, this moment, the spill over WDO_L of house dog integrated package MAX706T was a high level, this moment, house dog integrated package MAX706T was to counter O reset, wherein, system power on or the stand-by period of the house dog integrated package MAX706T that time setting signal SEL0, SEL1 when under-voltage are reflected longer; The stand-by period of the house dog integrated package that time setting signal SEL0, the SEL1 during the CPU operate as normal reflected is shorter relatively, and there is the long stand-by period in the system that just guaranteed when powering on.
In the present embodiment, feeding dog stand-by period signalization SEL0, SEL1 is two, is total to one of four states, and the figure place that programmable counter is set is respectively 8,10, and 11,12, the pairing house dog time of overflowing is about 5,15,30 and 60 seconds respectively; If will more stand-by period kind time-likes, can realize by increasing the figure place of feeding dog stand-by period signalization SEL0, SEL1.
When house dog integrated package MAX706T overflows, judge whether external clock ICM7555 is in rising edge earlier,, then keep counter if not be in rising edge; If be in rising edge, then determine the figure place of counter according to time setting signal SEL0, SEL1, i.e. stand-by period, and counter adds 1.
When CPU is unusual, CPU does not have feeding-dog signal WDI_L and feeds back to the house dog integrated package, the spill over WDO_L output low level that causes house dog integrated package MAX706T output, make counter begin counting, when counter is output as entirely " 1 ", house dog integrated package MAX706T output reset signal RESET_L, CPU is resetted, here, for the assurance system when fortuitous event occurring, house dog integrated package MAX706T still works, and only allows CPU to change overflowing the time of house dog integrated package MAX706T, be corresponding number of counter bits, and the function that can not forbid house dog integrated package MAX706T.Because counter is cycle count, under the unusual situation of CPU, can produce reset signal repeatedly.

Claims (9)

1. house dog Adjustable real-time repositioning method, it is characterized in that: in house dog, adopt programmable counter, this counter carries out cycle count by the time quantum of external clock reflection counting, CPU produces time setting signal with good conditionsi, adjust the stand-by period of house dog integrated package by the count value of the determined counter of described time setting signal, the house dog integrated package carries out corresponding reset operation according to overflow status and CPU work real-time status to counter or CPU simultaneously; When system powers on or is under-voltage, make time setting signal enter preset condition, determine the stand-by period of house dog integrated package this moment, when the CPU operate as normal, produce another corresponding time setting signal, determine the stand-by period of house dog integrated package, the house dog integrated package receives the feeding-dog signal that CPU regularly produces, and this moment, the house dog integrated package was to counter O reset, when the house dog integrated package overflows, determine the figure place of counter according to time setting signal, counter is operated.
2. house dog Adjustable real-time repositioning method according to claim 1, it is characterized in that: when CPU is unusual, CPU does not have feeding-dog signal and feeds back to the house dog integrated package, house dog integrated package output corresponding signal makes counter begin counting, when counter is output as entirely " 1 ", house dog integrated package output reset signal resets to CPU.
3. house dog Adjustable real-time repositioning method according to claim 2 is characterized in that: described system power on or the stand-by period of the house dog integrated package that time setting signal reflected when under-voltage longer; The stand-by period of the house dog integrated package that time setting signal reflected during the CPU operate as normal is shorter relatively.
4. house dog Adjustable real-time repositioning method according to claim 1 is characterized in that: when described house dog integrated package overflows, judge whether external clock is in rising edge earlier, if not be in rising edge, then keep counter; If be in rising edge, then determine the figure place of counter, and counter adds 1 according to time setting signal.
5. house dog Adjustable real-time resetting means of realizing the described house dog Adjustable real-time of claim 1 repositioning method, comprise the house dog integrated package, it is characterized in that: also comprise programmable counter, described programmable counter connects an external clock, programmable counter is made up of complex programmable logic device (CPLD) pin and macroelement in the system, CPU generation time signalization input programmable counter, house dog integrated package output reset signal and spill over are to programmable counter, programmable counter produces relevant reset signal to CPU, the oscillation frequency of external clock is determined reseting pulse width, CPU produces at least two time setting signals with good conditionsi, determines the stand-by period of the count value adjustment house dog integrated package of counter by described time setting signal.
6. house dog Adjustable real-time resetting means according to claim 5 is characterized in that: the relevant reset signal that described program counter produces is cpu reset signal or professional reset signal.
7. house dog Adjustable real-time resetting means according to claim 5 is characterized in that: described watchdog reset integrated package is chip MAX706T.
8. house dog Adjustable real-time resetting means according to claim 5 is characterized in that: described external clock adopts chip IC M7555.
9. house dog Adjustable real-time resetting means according to claim 5 is characterized in that: described program counter can adopt complex programmable logic device (CPLD) or on-site programmable gate array FPGA chip EPM7128.
CNB021551588A 2002-12-10 2002-12-10 Real-time adjustable reset method and device for watch dog Expired - Fee Related CN1323355C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB021551588A CN1323355C (en) 2002-12-10 2002-12-10 Real-time adjustable reset method and device for watch dog

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB021551588A CN1323355C (en) 2002-12-10 2002-12-10 Real-time adjustable reset method and device for watch dog

Publications (2)

Publication Number Publication Date
CN1506825A CN1506825A (en) 2004-06-23
CN1323355C true CN1323355C (en) 2007-06-27

Family

ID=34235751

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB021551588A Expired - Fee Related CN1323355C (en) 2002-12-10 2002-12-10 Real-time adjustable reset method and device for watch dog

Country Status (1)

Country Link
CN (1) CN1323355C (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI306241B (en) * 2004-07-12 2009-02-11 Infortrend Technology Inc A controller capable of self-monitoring, a redundant storage system having the same, and its method
US7475295B2 (en) * 2005-10-28 2009-01-06 International Business Machines Corporation Intelligent watchdog circuit
CN100375061C (en) * 2006-04-14 2008-03-12 迈普(四川)通信技术有限公司 Method for preventing computer procedure misoperation
CN100465906C (en) * 2006-07-06 2009-03-04 中兴通讯股份有限公司 Device and its method for real-time detection of fixed firmware reposition cause
CN101169679B (en) * 2006-10-25 2010-05-19 中兴通讯股份有限公司 Multiple state reset method and multiple state reset circuit
CN101231601B (en) * 2007-01-24 2010-06-30 盛群半导体股份有限公司 Common count circuit of microcontroller and common count method thereof
CN102508533B (en) * 2011-09-21 2014-07-09 迈普通信技术股份有限公司 Reset control device and method
TWI643063B (en) * 2012-03-06 2018-12-01 智邦科技股份有限公司 Detection method
CN102761439B (en) * 2012-06-13 2014-11-19 烽火通信科技股份有限公司 Device and method for detecting and recording abnormity on basis of watchdog in PON (Passive Optical Network) access system
US9032258B2 (en) * 2012-09-14 2015-05-12 Infineon Technologies Ag Safety system challenge-and-response using modified watchdog timer
CN103105915B (en) * 2013-02-18 2016-02-03 广东欧珀移动通信有限公司 A kind of repositioning method of intelligent terminal and system
CN103488104B (en) * 2013-10-08 2015-05-06 国家海洋技术中心 Monitoring reset system
CN103678780A (en) * 2013-11-28 2014-03-26 中国船舶重工集团公司第七二二研究所 Hardware fault tolerance circuit
CN104049702A (en) * 2014-06-16 2014-09-17 京信通信系统(中国)有限公司 Single chip microcomputer-based CPU (Central Processing Unit) reset control system, method and device
CN104572331B (en) * 2015-01-08 2017-09-19 国家电网公司 The monitoring module enabled with power monitoring and delayed
US9612893B2 (en) * 2015-05-11 2017-04-04 Silicon Laboratories Inc. Peripheral watchdog timer
CN104820483B (en) * 2015-05-13 2018-07-27 千目聚云数码科技(上海)有限公司 It can arbitrary duration setting hardware watchdog reset circuit and repositioning method
CN107346269A (en) * 2017-06-29 2017-11-14 郑州云海信息技术有限公司 The method and system of controller failure protection are managed in a kind of server
CN107783859B (en) * 2017-11-23 2023-11-24 山东有人物联网股份有限公司 Watchdog circuit capable of configuring reset duration and timing duration
CN108153605A (en) * 2017-12-29 2018-06-12 曙光信息产业股份有限公司 A kind of watchdog device
CN111061243B (en) * 2018-10-17 2023-05-26 联合汽车电子有限公司 Electronic controller program flow monitoring system and method
CN109921497B (en) * 2019-04-25 2023-06-13 广州极飞科技股份有限公司 Watchdog-based power supply circuit, meteorological station, power supply method and watchdog
CN114301437B (en) * 2021-12-31 2022-10-28 深圳市赛元微电子股份有限公司 Microcontroller reset method and system

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1153348A (en) * 1995-12-25 1997-07-02 合泰半导体股份有限公司 Flag setting circuit for microprocessor
JP2001306362A (en) * 2000-04-19 2001-11-02 Nec Corp Watch dog timer
JP2002163128A (en) * 2000-11-29 2002-06-07 Fujitsu Ten Ltd Computer device
CN2519335Y (en) * 2001-12-24 2002-10-30 华为技术有限公司 Controlling logic circuit of gate keeper dog

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1153348A (en) * 1995-12-25 1997-07-02 合泰半导体股份有限公司 Flag setting circuit for microprocessor
JP2001306362A (en) * 2000-04-19 2001-11-02 Nec Corp Watch dog timer
JP2002163128A (en) * 2000-11-29 2002-06-07 Fujitsu Ten Ltd Computer device
CN2519335Y (en) * 2001-12-24 2002-10-30 华为技术有限公司 Controlling logic circuit of gate keeper dog

Also Published As

Publication number Publication date
CN1506825A (en) 2004-06-23

Similar Documents

Publication Publication Date Title
CN1323355C (en) Real-time adjustable reset method and device for watch dog
EP0666525A2 (en) Method and apparatus for control of power consumption in a computer system
CN102163071B (en) Control circuit and power control method during reset thereof
CN101510165B (en) Watchdog circuit dog feeding method, apparatus and veneer
CN112306752B (en) Automatic power-down restarting circuit and corresponding gateway of Internet of things
DE69823162T2 (en) Energy saving arrangement for an electronic portable device
CN2681231Y (en) A watchdog circuit
GB2354123A (en) Software emulations of power management inactivity monitoring
CN108777862A (en) A kind of blue-tooth transmission method, bluetooth controller and bluetooth equipment
US6263033B1 (en) Baud rate granularity in single clock microcontrollers for serial port transmissions
CN103680114A (en) Startup and shutdown system employing remote infrared control and computer
CN1308789C (en) Reset method
DE19842879C2 (en) Microcomputer
CN104572331A (en) Monitoring module with power monitoring and electrifying delay enable
US20040210785A1 (en) Method of and apparatus for achieving "watch dog" functions in microcontrollers and microcomputers and the like, required to shut down for extended periods of time for energy-conservation purposes
CN203151453U (en) Power-down monitoring reset circuit for field programmable gate array device
US11895588B2 (en) Timing precision maintenance with reduced power during system sleep
CN115981449A (en) Low-power-consumption system based on clock-free awakening
CN110632867B (en) Controller reset system and device
US4785468A (en) Intermittent receiver
CN100555788C (en) The implement device of multi-voltage monitoring and protective circuit and method
CN102637060B (en) High-precision timer in multi-task operating system and realization method thereof
CN104486183B (en) A kind of tri-state RS485 means of communication that transmitting-receiving controls certainly
CN109782890B (en) Electronic equipment and low-power consumption FPGA device thereof
CN100505573C (en) Fast clock rearranging method and device with no spike

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20070627

Termination date: 20171210