CN1294647C - A method for reducing noise of RFCMOS device - Google Patents
A method for reducing noise of RFCMOS device Download PDFInfo
- Publication number
- CN1294647C CN1294647C CNB2003101088327A CN200310108832A CN1294647C CN 1294647 C CN1294647 C CN 1294647C CN B2003101088327 A CNB2003101088327 A CN B2003101088327A CN 200310108832 A CN200310108832 A CN 200310108832A CN 1294647 C CN1294647 C CN 1294647C
- Authority
- CN
- China
- Prior art keywords
- metal screen
- circuit
- rfcmos
- screen layer
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title claims abstract description 15
- 229910052751 metal Inorganic materials 0.000 claims abstract description 24
- 239000002184 metal Substances 0.000 claims abstract description 24
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims abstract description 20
- 229910052782 aluminium Inorganic materials 0.000 claims abstract description 17
- 239000004411 aluminium Substances 0.000 claims description 8
- 239000010949 copper Substances 0.000 claims description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 2
- 229910052802 copper Inorganic materials 0.000 claims description 2
- 238000004519 manufacturing process Methods 0.000 abstract description 8
- 239000010410 layer Substances 0.000 description 20
- 230000014509 gene expression Effects 0.000 description 12
- 238000005516 engineering process Methods 0.000 description 8
- 229910004298 SiO 2 Inorganic materials 0.000 description 4
- 229910000831 Steel Inorganic materials 0.000 description 4
- 239000010959 steel Substances 0.000 description 4
- 238000005530 etching Methods 0.000 description 3
- 238000001259 photo etching Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 229910052914 metal silicate Inorganic materials 0.000 description 1
Images
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
The present invention relates to a method for reducing noises of an RFCMOS device. Particularly, in the manufacturing process of an integrated circuit, a metal shielding layer is added between a transistor and metal aluminum. The metal shielding layer is covered on all areas except places with contact holes (comprising PAD), and is grounded or connected to some fixed voltage. By making the structure design, transistors in circuits can be effectively isolated from RF circuits and other aluminum wires on the upper layer. The structure design is simply implemented, and only the metal shielding layer is added on a standard CMOS process.
Description
Technical field
The invention belongs to the ic manufacturing technology field, be specifically related to a kind of method of the RFCMOS of reduction device noise.
Background technology
The RFCMOS device is at modern communication, and IT field just is used widely.For example, the Bluetooth technology more is considered to the developing direction of communication product of future generation with the advantage of wireless connections between its distinctive product.The function fast in order to realize so complicated, a common RFCMOS device needs so at least 3 modules usually: RF circuit, CMOS logical circuit, analog circuits such as ADC/DAC.
The RF circuit is the signal gateway of realizing wireless telecommunications.Its primary clustering inductance, electric capacity are usually by making than upper metal layers.The wireless signal of RF circuit emission is a signal for accepting target, but is hot-tempered for other circuit of device itself.The CMOS logical circuit comprises in-line memory (SRAM, DRAM, Falsh memory etc.), logical circuit, sequence circuit or the like.The anti-usually hot-tempered sound of this part circuit is very capable, and bigger margin of operation is arranged.But analog circuits such as ADC/DAC are very responsive to various hot-tempered sound usually.
In fact, these hot-tempered sound directly influence one of ADC/DAC important performance----resolution.Hot-tempered sound from device inside comprises 2 parts: a part is not discussed here from the ADC/DAC assembly; Another part is from the upper strata aluminum steel, particularly the RF circuit.
Summary of the invention
The objective of the invention is to propose a kind of method of the RFCMOS of reduction device noise.
In traditional RF circuit module with the discrete component design, often be the RF circuit module all to be shielded with metal level, can effectively reduce influencing each other between RF circuit and other circuit.Relate to the actual manufacturing and the use of integrated circuit, the present invention proposes to be provided with a metal screen layer between transistor and metallic aluminium in the RFCMOS device, this layer metal screen layer covers the All Ranges except that the place that contact hole is arranged (comprising PAD), and metal screen layer ground connection or connect certain fixed voltage, as shown in Figure 1.
Structural design of the present invention can be carried out effective isolation with the transistor AND gate RF circuit in the circuit and other upper strata aluminum steel.Make RF circuit and other upper strata aluminum steel to analog circuit minimum such as ADC/DAC.And realize that such structural design is also fairly simple, just on the CMOS of standard technology, increase the making of a metal screen layer, as shown in Figure 1.Metal screen layer adopts aluminium (AL), and copper (Cu) or other metal, thickness are 0.3 micron to 2 microns.
The simple flow process of existing standard CMOS technology is as follows: at first carry out transistor fabrication, (the interlayer film is generally SiO to carry out making, the inter-level dielectric ILD of self-aligned metal silicate (Salicide) layer then
2) make, contact hole makes, and carries out the manufacturing that the multilayer aluminum wiring can be finished whole integrated circuit at last, as shown in Figure 2.
And the manufacture craft that increases by a metal screen layer just (is generally SiO at ILD
2) increase aluminium (AL) deposit, metallic shield layer photoetching, metal screen layer etching and SiO in the making
2Deposit, as shown in Figure 3.
Description of drawings
Fig. 1 structural representation of the present invention.
The simple flow process of Fig. 2 existing standard CMOS technology.
ILD among Fig. 3 the present invention (is generally SiO
2) the simple flow process of technology.
Drawing reference numeral: 1 expression transistor part needs the part, the 2nd of line, and metal screen layer, 3 expressions are represented transistor part to metal screen layer ground connection or certain fixed voltage, 4.
5 expression transistor fabrication, 6 expression self-aligned silicide layers are made, 7 expression inter-level dielectrics are made, 8 expression contact holes are made, 9 expression multilayer aluminum wirings, 10 expressions are finished.
The etching of the photoetching of the deposit of 11 expression metal screen layers, 12 expression metal screen layers, 13 expression metal screen layers, 14 is expression SiO
2Deposit.
Embodiment
The specific embodiment of the present invention is as follows:
1, finishes transistor fabrication by the standard CMOS process flow process of routine;
2, carrying out the self-aligned silicide layer makes;
3, use SiO
2Finishing inter-level dielectric (ILD) makes;
4, carry out the deposit of aluminum metal screen;
5, carry out the photoetching of aluminum metal screen;
6, carry out the etching of aluminum metal screen;
7, carry out SiO
2Deposit;
8, Chang Gui standard CMOS process flow process is finished processing steps such as contact hole making and the making of multilayer aluminum wiring, finishes the technology of whole integrated circuit and makes.
The present invention has made full use of the principle that metal screen layer can shield interference, between transistor and metallic aluminium, increasing the layer of metal screen, transistor AND gate RF circuit in the circuit and other upper strata aluminum steel effective isolation can be carried out, good effect can be obtained.
Claims (2)
1, a kind of method that reduces the RFCOMS device noise, it is characterized in that between transistor and metallic aluminium, being provided with in the RFCOMS device metal screen layer, this metal screen layer covers the All Ranges except that the contact hole place is arranged, and ground connection or connect certain fixed voltage.
2, the method for reduction RFCOMS device noise according to claim 1 is characterized in that said metal screen layer adopts aluminium or copper, and thickness is 0.3 micron to 2 microns.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2003101088327A CN1294647C (en) | 2003-11-25 | 2003-11-25 | A method for reducing noise of RFCMOS device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2003101088327A CN1294647C (en) | 2003-11-25 | 2003-11-25 | A method for reducing noise of RFCMOS device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1571141A CN1571141A (en) | 2005-01-26 |
| CN1294647C true CN1294647C (en) | 2007-01-10 |
Family
ID=34473881
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2003101088327A Expired - Lifetime CN1294647C (en) | 2003-11-25 | 2003-11-25 | A method for reducing noise of RFCMOS device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1294647C (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101458722B (en) * | 2007-12-14 | 2010-09-08 | 上海华虹Nec电子有限公司 | Parameter computation method of RFCMOS model with expandability |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5665630A (en) * | 1990-05-31 | 1997-09-09 | Canon Kabushiki Kaisha | Device separation structure and semiconductor device improved in wiring structure |
| US5679597A (en) * | 1995-06-22 | 1997-10-21 | Lg Semicon Co., Ltd. | Method for manufacturing CCD image pickup device |
| US6329260B1 (en) * | 1991-10-30 | 2001-12-11 | Intersil Americas Inc. | Analog-to-digital converter and method of fabrication |
-
2003
- 2003-11-25 CN CNB2003101088327A patent/CN1294647C/en not_active Expired - Lifetime
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5665630A (en) * | 1990-05-31 | 1997-09-09 | Canon Kabushiki Kaisha | Device separation structure and semiconductor device improved in wiring structure |
| US6329260B1 (en) * | 1991-10-30 | 2001-12-11 | Intersil Americas Inc. | Analog-to-digital converter and method of fabrication |
| US5679597A (en) * | 1995-06-22 | 1997-10-21 | Lg Semicon Co., Ltd. | Method for manufacturing CCD image pickup device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1571141A (en) | 2005-01-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7408120B2 (en) | Printed circuit board having axially parallel via holes | |
| US7808358B2 (en) | Inductor and method for fabricating the same | |
| US7202548B2 (en) | Embedded capacitor with interdigitated structure | |
| KR100588986B1 (en) | Integrated circuit | |
| US6756664B2 (en) | Noise eliminating system on chip and method of making same | |
| US7202567B2 (en) | Semiconductor device and manufacturing method for the same | |
| US6900541B1 (en) | Semiconductor chip capable of implementing wire bonding over active circuits | |
| US20080286933A1 (en) | Integrated circuit inductor with integrated vias | |
| US20050202221A1 (en) | Semiconductor chip capable of implementing wire bonding over active circuits | |
| JPH0845738A (en) | Inductance element | |
| KR20030051298A (en) | Electronic device | |
| US9042117B2 (en) | Semiconductor device | |
| US6891261B2 (en) | Semiconductor device and method of manufacturing the same | |
| CN1294647C (en) | A method for reducing noise of RFCMOS device | |
| JP2002110676A (en) | Semiconductor device having multilayer interconnection | |
| CN1380690A (en) | Method for making inductance component on chip | |
| CN101271874B (en) | Semiconductor element with noise suppressing function and its manufacturing method | |
| US20100244274A1 (en) | Wiring board | |
| KR940004451B1 (en) | Semiconductor integrated circuit device | |
| US20210304964A1 (en) | Capacitor | |
| US20240047375A1 (en) | Chip package with electromagnetic interference shielding layer and method of manufacturing the same | |
| US20070200233A1 (en) | Bond pad structures with reduced coupling noise | |
| CN1450642A (en) | Structure of spiral inductor having inner vertical capacitor | |
| US6184122B1 (en) | Method for preventing crosstalk between conductive layers | |
| US20200185138A1 (en) | Inductor structures |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20171214 Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399 Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corp. Address before: 200020 Chuan Qiao Road, Pudong New Area Jinqiao Export Processing Zone, Pudong New Area, Shanghai Patentee before: Shanghai Hua Hong NEC Electronics Co.,Ltd. |
|
| TR01 | Transfer of patent right | ||
| CX01 | Expiry of patent term |
Granted publication date: 20070110 |
|
| CX01 | Expiry of patent term |