CN1280688C - Power management system of computer system - Google Patents

Power management system of computer system Download PDF

Info

Publication number
CN1280688C
CN1280688C CN 200410075106 CN200410075106A CN1280688C CN 1280688 C CN1280688 C CN 1280688C CN 200410075106 CN200410075106 CN 200410075106 CN 200410075106 A CN200410075106 A CN 200410075106A CN 1280688 C CN1280688 C CN 1280688C
Authority
CN
China
Prior art keywords
flow
controlling signal
coding schedule
voltage
load
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN 200410075106
Other languages
Chinese (zh)
Other versions
CN1588273A (en
Inventor
钟健平
黄宗庆
王景容
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Via Technologies Inc
Original Assignee
Via Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Technologies Inc filed Critical Via Technologies Inc
Priority to CN 200410075106 priority Critical patent/CN1280688C/en
Publication of CN1588273A publication Critical patent/CN1588273A/en
Application granted granted Critical
Publication of CN1280688C publication Critical patent/CN1280688C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Power Sources (AREA)

Abstract

The present invention relates to a power supply management system which is used for actively regulating the frequency and voltage of a computer system by hardware. The present invention is characterized in that a north bridge chip detects the executing state of the computer system; a south bridge chip transmits corresponding control signals to a voltage controller and a frequency generator through a system management bus (SMBUS) according to a detection result so as to regulate the voltage and frequency of inner components. The present invention substitutes for operating system software by hardware for control and provides a quick and real-time electricity saving mechanism.

Description

The power-supply management system of computer system
Technical field
The present invention relates to the method for computer system power source management, particularly relate to the method and system of the computer system power source management that can not carry out the power saving management automatically by software control.
Background technology
In computer system now, power saving one is to being important topic.Especially more crucial on the portable computer that with battery is main power supply.Computer system now the real according to this power management specification of doing mainly be from Advanced Program Zoom interface (Advanced Configuration and PowerInterface; ACPI) standard.Its framework as shown in Figure 1.
ACPI is the specification that software and hardware are arranged in pairs or groups mutually.The principle of power saving is to detect the running situation by operating system, by software driver, follows a specific communications protocol and sends order, makes hardware according to design, reduces operating voltage and frequency, reaches purpose of power saving.Known system framework 100 as shown in Figure 1 comprises software layer 101, system hardware layer 103 and between the ACPI of centre key-course 112.Known power management, system is by the operating system 104 executive operating system power managements (OSPM) 106 of system software layer 101, detect the practice condition of application program 102, issue an order by device driver 108 and ACPI driver/110 pairs of ACPI key-courses 112 of machine language interpreter, convert the operation of power saving to the hardware signal, be sent to system hardware layer 103.ACPI key-course 112 is the frameworks between hardware and software, comprises program, ACPI control table (table), and ACPI register (register).In system hardware layer 103, controlling signal is by 124 master controls of South Bridge chip group, is sent to voltage controller 122 and frequency generator 126 by System Management Bus 128.Voltage controller 122 can change central processing unit 114, draw and quicken the operating voltage of port one 16 and storer 120 according to the controlling signal that System Management Bus 128 transmits, and frequency generator 126 can produce different clocks for each nextport hardware component NextPort according to the controlling signal that System Management Bus 128 transmits.
Generally, this is a kind of technology of being come control hardware by software.Need to support the program of ACPI standard and the common collocation of nextport hardware component NextPort to finish.Carry out because operating system and software are dependent on hardware, and the power management of hardware is dependent on the execution of software, when hardware because of battery saving mode during by reduction of speed, software execution usefulness also reduces, control ability and fiduciary level all have bottleneck.For instance, when central processing unit 4 enters the C3 sleep state, content of registers is not preserved, and high-speed cache can't be kept consistance, and system can't accept master control running (Master cycle) and break in service.When taking place, master control requirement and interrupt request just reply running, but utmost point time-consuming.Because all power down modes of hardware all are by the software decision, can't real time reaction go out the true practice condition of hardware, so power saving effect is also had a greatly reduced quality.
Summary of the invention
In view of this, the purpose of this invention is to provide a kind of automatic power management method, be used for regulating automatically the computer system power consumption.This automatic power management method comprises the following step.At first, set up a flow system flow coding schedule, in order to the relation of the running parameter of definition load progression and these intrawares.Then, detect a load value of an intraware, and, obtain a load progression this load value classification.Contrast this flow system flow coding schedule and this load progression at last, obtain a controlling signal, in order to adjust the running parameter of this intraware.
Wherein this flow system flow coding schedule ties up to system start-up during the stage, is set by the kenel and the characteristic of firmware according to system.This flow system flow coding schedule can be a Control of Voltage parameter list, and this running parameter can be a magnitude of voltage, if this flow system flow coding schedule is a frequency control parameter list, then this running parameter can be a frequency values.This internal system assembly can be a central processing unit, the storer or the acceleration port of drawing.Power consumption.This power-supply management system comprises following assembly: one first chip, one second chip, a system pipes
Another object of the present invention provides a kind of power-supply management system, is used for regulating automatically computer system reason bus, and a controller.This first chip detecting system operating state produces a load value.This second chip comprises a flow system flow coding schedule, in order to according to this flow system flow coding schedule and this load value, produces a controlling signal.This System Management Bus (SMBUS) is in order to transmitting this controlling signal, and this controller receives this controlling signal, regulates the running parameter of an intraware according to this.
Wherein this first chip is a north bridge chips, and this second chip is a South Bridge chip, and this System Management Bus is to follow the communications protocol of System Management Bus (SMBUS) to transmit this controlling signal.This second chip further comprises a flow system flow coding schedule, and this flow system flow coding schedule is, to be set by the kenel and the characteristic of firmware according to system during the stage in system start-up.
For above and other objects of the present invention, feature and advantage can be become apparent, embodiment cited below particularly, and be described with reference to the accompanying drawings as follows.
Description of drawings
Fig. 1 is framework Figure 100 of known computer systems.
Fig. 2 is computer system architecture Figure 200 of one of the embodiment of the invention.
Fig. 3 is one a flow system flow coding schedule 202 of the embodiment of the invention.
The reference numeral explanation
101~software layer, 102~application program
103~system hardware layer, 104~operating system
106~operating system power management, 108~device driver
110~ACPI driver, 112~ACPI key-course
Port is quickened in 114~central processing unit 116~drawing
118~north bridge chipset, 120~storer
122~voltage controller, 124~South Bridge chip group
126~frequency generator, 128~System Management Bus
202~flow system flow coding schedule, 224~South Bridge chip group
Embodiment
With the computer system is example, because the South Bridge chip group is the key of control total system frequency and voltage, and electronic circuit is as long as these two kinds of important documents just can be controlled electrical source consumption in hand, so as long as south bridge can be accurate and real-time according to the frequency and the voltage of the utilization rate automatic control system of system, the power supply that natural system just can efficient control system.And,, and more close to system applies live telecast and accurately control so real-time can be good far beyond software because these controls all are initiatively to be initiated by south bridge.
As shown in Figure 2, in the computer system architecture 200 of the present invention, power management does not need the intervention of software, the substitute is one group of register of real work in South Bridge chip group 224, in order to set up flow system flow coding schedule 202, as the foundation of power-saving control.In nextport hardware component NextPort, north bridge chipset 118 has been controlled central processing unit 114, has been drawn and quicken all flow informations of port one 16, storer 120 and South Bridge chip group 224, can say so and understand the most thorough unit of system load.So the various loads by north bridge chipset 118 detection systems comprise central processing unit 114 utilization rates, storer 120 utilization rates are drawn and are quickened port one 16 utilization rates etc., send information to South Bridge chip group 224.The monitoring of system load can be a kind of performance of hardware state, that is does not need to carry out extra sampling operation, and data itself are to exist in real time.Flow system flow coding schedule 202 in this South Bridge chip group 224, as shown in Figure 3, it can be a consumption condition list, be used for being defined in this has the voltage or the frequency of what correspondence under what situation, such as when central processing unit 114 consumptions less than 1% the time, central processing unit 114 core voltages (Vcore) fall 5%, or central processing unit 114 frequencies (CPUCLK) fall 50%.With a 3.3V, the central processing unit of 2.4GHz is to make it to work in 3.23V or 1.2GHz.Relative, this flow system flow coding schedule 202 can have voltage and frequency simultaneously concurrently, or even a whole definition list of other running parameter of system hardware components, and it is described to be not limited to present embodiment.This flow system flow coding schedule 202 can be when system start-up, and South Bridge chip group 224 initiatively produces automatically according to the entire system situation, also can be by the program fine setting from definite value.For instance, the hierarchical approaches of load, or the rated operational voltage of each assembly of internal system, frequency of operation etc. normally are recorded in when dispatching from the factory in the firmware, and these information just are read in the South Bridge chip group 224 during start, to set up this flow system flow coding schedule 202.In addition, by firmware upgrade, or software control, also can dynamically set this flow system flow coding schedule 202.
So by information and flow system flow coding schedule 202 that comparison north bridge chipset 118 transmits, South Bridge chip group 224 just produces corresponding controlling signal, sends voltage controller 122 and frequency generator 126 to from System Management Bus 128.In this example, voltage controller 122 has control central processing unit 114, the function of the operating voltage of draw acceleration port one 16 and north bridge chipset 118.After receiving this controlling signal, voltage controller 122 just to the corresponding operating voltage of these assembly outputs, makes it to be operated in the predetermined scope.Relatively, frequency generator 126 is responsible for producing the frequency of operation of the corresponding assembly of internal system, along with the increase and decrease of frequency, has determined the power saving and the power consumption of assembly.After receiving this controlling signal, this frequency generator 126 just is that each corresponding assembly produces corresponding frequency.
Wherein, the transmission of this controlling signal is to send by the communications protocol of System Management Bus 128 with SMBUS, is compatible with most known tip assemblies.Therefore this framework can be implemented in the existing computer system under the situation that does not increase cost.
Lift another preferred embodiment with Fig. 2, the normal working voltage of supposing central processing unit 114 is 3.3 volts (V), normal working frequency is 2.0G hertz (Hz), and definition in known this flow system flow coding schedule 202, when central processing unit 114 is in high 99% load, just boost 1% and the processing of overclocking 10%.The operating load that detects central processing unit 114 when north bridge chipset 118 is 100%, this load value passes in the South Bridge chip group 224 and contrasts with flow system flow coding schedule 202, the condition that meets overclocking, this South Bridge chip group 224 is just sent a controlling signal to voltage controller 122 and frequency generator 126, make 122 pairs of central processing units of voltage controller, 114 output 3.33V, make frequency generator 126 produce the frequency of 2.2GHz for central processing unit 114.In other words, framework of the present invention in assembly work permissible range, except the problem of the known power saving management of efficient solution, in needs, even can produce the usefulness higher than expection.
In sum, the invention provides the South Bridge chip group 224 of management system voltage and frequency, collocation north bridge chipset 118 perfect system intraware monitoring mechanisms, exempt the inconvenience that software monitoring and control hardware bring, make the usefulness of system perform to maximum, it is minimum that energy resource consumption is then reduced to.
Though the present invention discloses as above with preferred embodiment; so it is not in order to limit scope of the present invention; those skilled in the art can do various changes and retouching under the premise without departing from the spirit and scope of the present invention, so protection scope of the present invention is as the criterion with claim of the present invention.

Claims (13)

1. a method for managing power supply is applied in the computer system, can not carry out the power saving management automatically by software control; Wherein this computer system comprises a plurality of intrawares, and this method for managing power supply comprises the following step:
Set up a flow system flow coding schedule, in order to the relation of the running parameter of definition load progression and these intrawares;
Detect a load value of an intraware by north bridge chips;
With this load value classification, obtain a load progression; And
Contrast this flow system flow coding schedule and this load progression, obtain a controlling signal, adjust the running parameter of this intraware according to this controlling signal by System Management Bus.
2. method for managing power supply as claimed in claim 1 is wherein set up the step of this flow system flow coding schedule, comprises:
Define a plurality of load progression; And
Definition is corresponding to the running parameter of these load progression.
3. method for managing power supply as claimed in claim 2, wherein:
This flow system flow coding schedule is a Control of Voltage parameter list, and this running parameter is a magnitude of voltage.
4. method for managing power supply as claimed in claim 2, wherein:
This flow system flow coding schedule is a frequency control parameter list, and this running parameter is a frequency values.
5. method for managing power supply as claimed in claim 1, wherein this intraware is a central processing unit.
6. method for managing power supply as claimed in claim 1, wherein this intraware is a storer.
7. method for managing power supply as claimed in claim 1, wherein this intraware quickens port for drawing.
8. a power-supply management system is applied in the computer system, can not carry out the power saving management automatically by software control, comprises following assembly:
One north bridge chips in order to detect this computer system operation state, produces a load value;
One South Bridge chip comprises a flow system flow coding schedule, in order to produce a controlling signal that should load value;
One System Management Bus is in order to transmit this controlling signal; And
One controller in order to receive this controlling signal, is adjusted the running parameter of this inside computer system assembly according to this by System Management Bus according to controlling signal.
9. power-supply management system as claimed in claim 8, wherein this South Bridge chip obtains a load progression further with this load value classification, and contrasts this flow system flow coding schedule and this load progression, produces this controlling signal according to this.
10. power-supply management system as claimed in claim 8, wherein this System Management Bus is to follow the communications protocol of Advanced Program Zoom interface to transmit this controlling signal.
11. power-supply management system as claimed in claim 8, wherein this flow system flow coding schedule is in when start, sets after reading setting value in the firmware by this South Bridge chip.
12. power-supply management system as claimed in claim 8, wherein:
This flow system flow coding schedule is a Control of Voltage parameter list; And
This controller is a voltage controller, in order to receive this controlling signal, the voltage of this intraware is adjusted.
13. power-supply management system as claimed in claim 8, wherein:
This flow system flow coding schedule is a frequency control parameter list; And
This controller is a frequency controller, in order to receive this controlling signal, the frequency of this intraware is adjusted.
CN 200410075106 2004-08-31 2004-08-31 Power management system of computer system Active CN1280688C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200410075106 CN1280688C (en) 2004-08-31 2004-08-31 Power management system of computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200410075106 CN1280688C (en) 2004-08-31 2004-08-31 Power management system of computer system

Publications (2)

Publication Number Publication Date
CN1588273A CN1588273A (en) 2005-03-02
CN1280688C true CN1280688C (en) 2006-10-18

Family

ID=34604893

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200410075106 Active CN1280688C (en) 2004-08-31 2004-08-31 Power management system of computer system

Country Status (1)

Country Link
CN (1) CN1280688C (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101059686B (en) * 2006-04-19 2011-12-21 鸿富锦精密工业(深圳)有限公司 Portable electronic device with electricity-saving function and its implementation method
TW201001122A (en) 2008-06-20 2010-01-01 Asustek Comp Inc Clock controlling apparatus for computer system
WO2010124479A1 (en) * 2009-04-30 2010-11-04 Sheng Yongxiang User identification system and its power supply management method
CN103136064B (en) * 2011-11-30 2015-09-30 英业达股份有限公司 Start error handling method
CN103813218B (en) * 2012-11-15 2017-09-19 中国电信股份有限公司 The method and apparatus of dynamic adjustment optical line terminal equipment working condition
WO2016138765A1 (en) * 2015-03-03 2016-09-09 Mediatek Inc. Method for controlling a plurality of hardware modules and associated controller and system
CN112578892B (en) * 2019-09-27 2023-05-30 宏碁股份有限公司 Computer system and power management method thereof

Also Published As

Publication number Publication date
CN1588273A (en) 2005-03-02

Similar Documents

Publication Publication Date Title
CN1167023C (en) Method for waking up signal control computer system power supply by using local area network and its equipment
US8051307B2 (en) Voltage-controlled device, method and computer device capable of dynamically regulating voltage and effectively saving energy
CN1145870C (en) Apparatus and method for automatic CPU speed control
CN101529361B (en) Computer device power management system and method
KR100488088B1 (en) The power management method of portable computer
US7610497B2 (en) Power management system with a bridge logic having analyzers for monitoring data quantity to modify operating clock and voltage of the processor and main memory
KR101471303B1 (en) Device and method of power management for graphic processing unit
CN101770273B (en) Method for realizing energy saving of system with a plurality of central processing units of server and device therefor
CN1955887A (en) Dynamic lane management system and method
CN1516000A (en) Method for dynamically changing working frequency and morking voltage of electronic equipment and its device
CN1326122A (en) Core computer with downward regulating time characteristic
CN1280688C (en) Power management system of computer system
CN1920749A (en) Electricity-saving electronic device and electricity-saving method thereof
CN101661327A (en) Method for adjusting basic frequency of central processing unit (CPU) and device thereof
CN1670664A (en) Power management method for an electronic apparatus
US20030227281A1 (en) Method and apparatus for regulating the efficiency of a power supply in a computer system
CN1261846C (en) Real time power managing method and its system
CN1945495A (en) System for monitoring power by software instruction and power supply device
CN1856209A (en) Method for controlling screen brightness of electronic device according to battery status
CN1746815A (en) System and method for switching on between operation-state and stand-by state of computer
US20090077290A1 (en) Controller for processing apparatus
CN112394803B (en) Domestic server power consumption real-time dynamic adjusting method
US20040006719A1 (en) Performance control method for a computer
CN109445545A (en) System fan control method, system and computer readable storage medium
CN101231551A (en) Multiprocessor system and effectiveness regulation method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant