CN1261864C - Multiple sources of instruction decoding - Google Patents
Multiple sources of instruction decoding Download PDFInfo
- Publication number
- CN1261864C CN1261864C CNB018164633A CN01816463A CN1261864C CN 1261864 C CN1261864 C CN 1261864C CN B018164633 A CNB018164633 A CN B018164633A CN 01816463 A CN01816463 A CN 01816463A CN 1261864 C CN1261864 C CN 1261864C
- Authority
- CN
- China
- Prior art keywords
- instruction
- multiplexer
- demoder
- command source
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/30149—Instruction analysis, e.g. decoding, instruction word fields of variable length instructions
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
Abstract
Description
Claims (23)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US67090700A | 2000-09-28 | 2000-09-28 | |
US09/670,907 | 2000-09-28 | ||
PCT/US2001/030261 WO2002027482A2 (en) | 2000-09-28 | 2001-09-25 | Multiple sources for instruction decode |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1466717A CN1466717A (en) | 2004-01-07 |
CN1261864C true CN1261864C (en) | 2006-06-28 |
Family
ID=24692374
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB018164633A Expired - Fee Related CN1261864C (en) | 2000-09-28 | 2001-09-25 | Multiple sources of instruction decoding |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP3704519B2 (en) |
KR (1) | KR100688139B1 (en) |
CN (1) | CN1261864C (en) |
TW (1) | TWI237787B (en) |
WO (1) | WO2002027482A2 (en) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04293124A (en) * | 1991-03-20 | 1992-10-16 | Hitachi Ltd | Data processor |
GB2263985B (en) * | 1992-02-06 | 1995-06-14 | Intel Corp | Two stage window multiplexors for deriving variable length instructions from a stream of instructions |
SG47981A1 (en) * | 1994-03-01 | 1998-04-17 | Intel Corp | Pipeline process of instructions in a computer system |
-
2001
- 2001-09-25 WO PCT/US2001/030261 patent/WO2002027482A2/en active Application Filing
- 2001-09-25 CN CNB018164633A patent/CN1261864C/en not_active Expired - Fee Related
- 2001-09-25 KR KR1020037004440A patent/KR100688139B1/en active IP Right Grant
- 2001-09-25 JP JP2002530993A patent/JP3704519B2/en not_active Expired - Lifetime
- 2001-09-28 TW TW090124152A patent/TWI237787B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR20030036844A (en) | 2003-05-09 |
TWI237787B (en) | 2005-08-11 |
JP3704519B2 (en) | 2005-10-12 |
WO2002027482A2 (en) | 2002-04-04 |
JP2004510247A (en) | 2004-04-02 |
WO2002027482A3 (en) | 2002-06-13 |
KR100688139B1 (en) | 2007-03-02 |
CN1466717A (en) | 2004-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4920034B2 (en) | Parallel execution of media coding using multi-thread SIMD processing | |
JPH07274174A (en) | Digtal signal decoder system | |
US7036000B2 (en) | Valid bit generation and tracking in a pipelined processor | |
JP3615241B2 (en) | Video data decoder architecture | |
CN1288551C (en) | Instruction address generation and tracking in a pipelined processor | |
US5781134A (en) | System for variable length code data stream position arrangement | |
CN1219252C (en) | Method and apparatus for supporting variable length instruction execution | |
CN1261864C (en) | Multiple sources of instruction decoding | |
JP3025750B2 (en) | Discrete cosine transform circuit, discrete cosine inverse transform circuit, MPEG video encoder, MPEG video decoder | |
JP3818965B2 (en) | FIFO write / LIFO read tracking buffer with software and hardware loop compression | |
US6976151B1 (en) | Decoding an instruction portion and forwarding part of the portion to a first destination, re-encoding a different part of the portion and forwarding to a second destination | |
CN101841711A (en) | Inverse quantization device for video decoding and implementation method thereof | |
CN1543603A (en) | Efficient emulation scheduling based on instruction width | |
CN1208945C (en) | Structurally programmable channel decoder for digital broadcast reception | |
US8285774B2 (en) | Operation method and apparatus for performing overlap filter and core transform | |
CN201266990Y (en) | Device for encoding MPEG-4 video based on FPGA | |
Golston | DM642 digital media processor | |
CN1308827C (en) | Method, processor and device for event vector table override | |
US7069420B1 (en) | Decode and dispatch of multi-issue and multiple width instructions | |
Yu | Implementation of video player for embedded systems. | |
KR20050026810A (en) | Interface device and method for processing of bitstream data | |
Agha | Software and hardware techniques for accelerating MPEG2 motion estimation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20081226 Address after: Massachusetts, USA Patentee after: ANALOG DEVICES, Inc. Address before: California, USA Co-patentee before: ANALOG DEVICES, Inc. Patentee before: INTEL Corp. |
|
ASS | Succession or assignment of patent right |
Owner name: ANALOG DEVICES, INC. Free format text: FORMER OWNER: INTEL CORP Effective date: 20081226 |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20060628 Termination date: 20200925 |