CN1256637C - Central processing unit scheduling method and device - Google Patents
Central processing unit scheduling method and device Download PDFInfo
- Publication number
- CN1256637C CN1256637C CNB011310154A CN01131015A CN1256637C CN 1256637 C CN1256637 C CN 1256637C CN B011310154 A CNB011310154 A CN B011310154A CN 01131015 A CN01131015 A CN 01131015A CN 1256637 C CN1256637 C CN 1256637C
- Authority
- CN
- China
- Prior art keywords
- clock
- cpu
- time
- scheduling
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/329—Power saving characterised by the action undertaken by task scheduling
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Power Sources (AREA)
- Executing Machine-Instructions (AREA)
Abstract
一种调度CPU的方法，其中依据各进程的状态控制CPU的时钟以减小功耗。对时钟的控制如下进行：把一个嵌入式系统的时钟函数代入一个调度器函数；把调度完成之前的等待时间与给定来满足实时条件的执行时间和允许的调度误差的误差范围之和进行比较；依据比较结果改变一个进程的调度时钟状态；针对改变的调度时钟和时钟改变之前的调度时钟之间的差来计算逝去时间以控制等待时间Wk；使用新确定的时钟的值设置CPU的时钟。
A method of scheduling a CPU, wherein the clock of the CPU is controlled according to the state of each process to reduce power consumption. The control of the clock is carried out as follows: Substituting the clock function of an embedded system into a scheduler function; comparing the waiting time before the scheduling is completed with the sum of the execution time given to meet the real-time conditions and the error range of the allowed scheduling error ; Change the scheduling clock state of a process according to the comparison result; calculate the elapsed time for the difference between the changed scheduling clock and the scheduling clock before the clock change to control the waiting time Wk; use the newly determined value of the clock to set the clock of the CPU.
Description
Invention field
The present invention relates to a kind of CPU (central processing unit) (after this being called " CPU ") dispatching method that makes the power consumption minimum.
Background technology
The power management of microprocessor needs extra hardware usually or need provide a large amount of electric power to microprocessor in the prior art, and does not consider the power consumption of microprocessor.Fig. 1 represents that a microprocessor and being used to controls the prior art combination of additional hardware of the power consumption of MSM family chip.Shown among Fig. 1: CPU 1,10,100, for example the MSM 3100 that is made by Qualcomm (Qualcomm Co.); Monitor portion 50 is used to monitor CPU 1,10,100 mode of operation; With control section 40, for example PM 100, are used to respond the output signal control CPU 1,10,100 that produces from monitor portion 50.And in the prior art example, commercial operation system (OS) and other parts real time operating system are not considered CPU 1,10,100 power consumption.
The operation of the system that represents among Fig. 1 starts from, by the mode of operation of monitor portion 50 supervision CPU 1,10,100, then according to monitoring that the result is applied to control section 40 to the output signal from monitor portion.Then, the output signal that control section 40 receives from monitor portion 50, and according to a plurality of CPU 1 of the Data Control that is received, 10,100 mode of operation uses with the electric power (power supply) of regulating CPU, wherein mode of operation can be operation (Run), waits for (Wait) dormancy (Sleep) or ready (Ready) or the like.
But if use this art methods that is used to regulate the CPU power consumption, monitor portion 50 is from a plurality of CPU 1,10,100 receive the output signal of their mode of operation of expression, then output signal are applied to independent hardware, wherein the power consumption of control section 40 control CPU.This additional control section 40 increases owing to this extra hardware causes manufacturing cost, and causes the complicacy of manufacture process to increase.
Above-mentioned reference content suitably is incorporated into this, is used for other or selects details, feature and/or technical background fully and carry out suitable explanation.
Summary of the invention
An object of the present invention is to address the above problem at least and/or shortcoming and the advantage that describes below is provided at least.
An object of the present invention is by providing a kind of CPU dispatching method and device to address the above problem at least and/or shortcoming, area variable Wk wherein, Tk, Ck, the clock of an Ek or the like and an embedded system is imported in the device with mode of operation (that is operation, the wait, according to a plurality of processes, dormancy) clock of control CPU uses the value of area variable to change power consumption according to state of a process.
Another object of the present invention provides the CPU scheduling, wherein control the clock of CPU to reduce power consumption according to state of a process, comprise: the clock function substitution scheduler function (scheduler function) of an embedded system, stand-by period till when scheduling is finished and given execution time and the permissible error scope sum that satisfies real-time conditions compare, change the clock status of a process according to comparative result, difference between the scheduling clock before changing at the scheduling clock that changes and clock is calculated the time of passing with the control stand-by period, and uses the value of the new clock of determining that the clock of CPU is set.
Another object of the present invention provides a kind of device that is used to dispatch CPU, has: a CPU who is suitable for controlling the integrated operation of an embedded system is equipped with PLL so that the operating clock of CPU to be set; With a function software (S/W), control by controller, and comprise the application program and an operating system (OS) of a process form, wherein operating system (OS) has a scheduler, be suitable for monitoring that CPU goes up all states of a process of execution and controls the clock of CPU according to the supervision result of process status, and can be connected to CPU and operation S/W to a storer.
Another object of the present invention provides a kind of method, wherein monitor the mode of operation of each process of and management definite by scheduler by the clock function that uses an embedded system, to provide differentiated electric power to each process, make when satisfying the real-time conditions of process, to keep minimum clock, thereby might in embedded system, use power supply for a long time.
Another object of the present invention provides the method for a kind of CPU of scheduling, wherein control the clock speed of CPU to reduce power consumption according to each state of a process, comprise: the clock function substitution scheduler function of an embedded system, stand-by period till when scheduling is finished and the given error range sum that satisfies the execution time of real-time conditions and allow to dispatch error compare, change the clock speed state of a process according to comparative result, difference between the scheduling clock before changing at the scheduling clock that changes and clock speed state is calculated the time of passing with the control stand-by period, and uses the value of the new clock speed of determining that the clock speed of CPU is set.
Another object of the present invention provides a kind of device that is used to dispatch CPU, have: a CPU who is suitable for controlling the integrated operation of embedded system, this CPU are equipped with PLL with the operating clock of control embedded system with keep one to be used in the CPU clock of control in real time; A function software, the application program and the operating system (OS) that comprise a process form, this operating system (OS) has a scheduler, the clock that is used to monitor all states of a process that CPU upward carries out and controls CPU according to the supervision result of process status; With a storer, be connected to CPU and operation S/W.
Another object of the present invention provides the method for a kind of CPU of control with the control power consumption, comprising: clock speed is set to predetermined value; The stand-by period that dispatching office needs is finished in measurement; Measurement is used to satisfy the execution time of real-time conditions; Determine that whether the stand-by period is greater than the execution time; And change the electric power amount offer CPU, if wherein the stand-by period then increase the electric power that provides greater than the execution time, and if the stand-by period less than the execution time, then reduce the electric power that offers CPU.
Another object of the present invention provides a kind of method of controlling power consumption among the CPU by scheduling CPU, comprising: the scheduler function of the systems inspection function substitution clock of a process; Determine to carry out the first required quantity time of scheduler function of clock; Determine to satisfy the second required quantity time of real-time conditions; Whether the first quantity time of determining is greater than the second quantity time; And change the clock speed of a process, if wherein the first quantity time then reduce clock speed greater than the second quantity time, and if the first quantity time less than the second quantity time, then increase clock speed.
Other advantage of the present invention, purpose and feature will partly propose in the following description, partly can perhaps can obtain by practice of the present invention by those skilled in the art having examined following explanation back understanding.Can realize and obtain objects and advantages of the present invention by the mode that particularly points out in the claims.
Description of drawings
The present invention is described in detail with reference to the accompanying drawings for the general, and wherein same numeral is represented same unit:
Fig. 1 is the block scheme of expression according to the CPU operation control system of prior art;
Fig. 2 is the block scheme of the structure of the expression embedded system that realizes the preferred embodiment of the present invention;
Fig. 3 represents the process flow diagram of CPU dispatching method according to the preferred embodiment of the invention.
DETAILED DESCRIPTION OF THE PREFERRED
Fig. 2 represents the block scheme of the structure of embedded system 1 according to the preferred embodiment of the invention.With reference to figure 2, embedded system 1 preferably includes: CPU 2, and for example a built-in microprocessor is used to control the integrated operation of embedded system 1; Function software/system S/W 3 is used to operate embedded system 1; With storer 5, be used for canned data, time conditions, formation, and dispatcher queue.
CPU 2 can be equipped with the operating clock of PLL 4 with control embedded system 1.PLL 4 can also be used for keeping one to be used for CPU 2 clock of control in real time.
Operation S/W can comprise application program 3b and operating system (OS) 3a that uses the process form of CPU 2 with, and it can have a scheduler, and this scheduler can be the core of operation S/W 3.The scheduler of operating system (OS) 3a can monitor all states of a process carried out on the CPU 2 and the clock that can control CPU according to the recognition result of process status.Can keep an independently state queue according to each state (operation is waited for, dormancy, free time or the like) of each process among operating system (OS) 3a, that is, operation is waited for, or dormancy.
A plurality of processes can be carried out the operation of CPU 2 in the operation S/W 3 of embedded system 1, and these processes can be included in the scheduler of operating system 3a of operation S/W 3 of Fig. 2.Reason for this reason for the performance of a plurality of processes of keeping having different conditions, can be used the scheduler of operating system 3a and the performance that CPU 2 keeps the clock of CPU 2.Simultaneously, when producing each process Pj, during Pk or the like, can specify a time quantum that is used to dispatch (Time Quantum), this time quantum can be considered to the scheduling variable of scheduler.
Fig. 3 is the process flow diagram that expression is used to carry out the preferred embodiment of the present invention of CPU dispatching method.At first, can carry out the conversion of operation according to a plurality of processes of the present invention, wait, dormant state.At first, before the scheduler function of operating system (OS) 3a complete, can add a function that is used for determining the clock of embedded system 1, make scheduler change state of a process according to the supervision result of scheduling time.This can finish in the following manner: main power voltage is applied to the process (that is, the process of a running status) of a change, and second source voltage is applied to one corresponding to waiting for or the process of dormant state, make and can use power supply effectively.
Can use various cpu clocks, because power concentration is not to determine that by employed clock type the present invention is by selecting to use a clock adjustably from predetermined clock setting.For example, can use the variable of a global variable CLKt as cpu clock available in the system of the present invention, the information as area variable that is associated with the clock with any process Pk can also comprise variable CLKk, Tk, Ck, Wk, Ek or the like.Herein, CLKk can represent one group of cpu clock corresponding to process k, Tk can represent the given execution time of satisfying real-time conditions, Ck can represent the time durations that a process has been performed, Wk can represent to finish the stand-by period that a dispatching office needs, and Ek can represent the permissible error of a scheduling.
Based on above-mentioned variable, can use the control function Clock_up () of process clock to control corresponding process clock.If function C lock_up () increases and become Clock_up (+1), can use (a process Pk in current waiting list, have) the first clock element (clock element) after the CLKk to increase clock speed so.On the other hand, if function C lock_up () reduces and become Clock_up (1), use CLKk (process Pk is already used) second clock unit before usually to reduce clock speed so.From as can be seen above-mentioned, when system used the first clock element when the control function of process clock increases, clock can accelerate, and when the control function of process clock reduces during use second clock element, clock can be slack-off.
Another control function is the control function Clock_advance () of real-time clock, and it can be used for controlling the real-time clock of each process that is present in operation queue, sleep queue and waiting list.That is, function C lock_advance () can be such function, wherein can calculated last scheduling clock and between the current scheduling clock of determining during all existing processes of scanning pass the time after, control the stand-by period Wk of each process.The 3rd control function is a control function Clock_set () who is used to be provided with clock, and it can be such function, promptly uses the new clock CLKs value of determining that the clock of CPU is set, to change the clock of embedded system 1.
The 4th function is function Insert_new_process (), and it can be used for the area variable of a correspondence of initialization when selecting a new process and therefore enter the operation queue of embedded system 1.Function Insert_new_process () can be such function, wherein can be initialized as a CLK0 value to area variable CLKs at a new process Ps who inserts, and Ts can provide from a user, and Ws also is set to 0.
The operation of the system that shows among Fig. 3 at first is under following hypothesis dispatching algorithm to be set, and promptly the first process Pj can be the process of a current operation, and the second process Pk can be the process of an energy from sleep queue or waiting list taking-up.In step 301, be used to operate the clock function Tk of algorithm of the present invention, Ck, Wk and Ek, the Clock_up of an embedded system (1), Clock_advance (), Clock_set () and insert_new_process () can be by scheduler functions of substitution.Can use these clock functions to control the clock of all processes in the scheduler of operating system 3a of the operation S/W that is included in Fig. 2 then, and can on CPU 2, carry out these clock functions.
In step 302, the substitution clock function that can use step 301 satisfies the execution time Tk of real-time conditions to a stand-by period Wk (finishing the time of a scheduling) and the permissible error scope Ek sum of scheduling compares with given.In step 302, if stand-by period Wk is greater than the error range Ek sum of execution time Tk and permissible error, so in step 303, being provided with of cpu clock corresponding to process CLKk is increased to Clock_up (+1) to the control function of process clock, makes a clock (Pj: wait/sleeping process) more always than the high step-length of present clock state (Pj: runs to present process) is set in step 305.
On the other hand, in step 302, if stand-by period Wk is not more than the error range Ek sum of execution time Tk and permissible error, so in step 304, control function Clock_up (1) corresponding to the reduction process that the is provided with clock of the cpu clock of process CLKk makes a clock (Pk: the operation process) than the low step-length of present clock state (Pk: wait for or sleeping process) is set in step 305.As a result, can change the clock status of process.
In step 306, can be set to a function to the control function Clock_advance () of real-time clock, wherein can calculate passing the time of a difference at last scheduling clock with between the current scheduling clock of determining during all existing processes of scanning.Control function Clock_advance () by the real-time clock that is used for controlling each process that operation queue, sleep queue and waiting list exist determines this calculating, makes the stand-by period Wk that can control each process come execution in step 302.
In step 307, the stand-by period Wk that can use and as the new area variable Tk that determines clock value in step 306 control, Ck, the value of Ek or CLKk is the clock setting of CPU the Clock_set () that is used to change the clock of embedded system 1.Then, in step 308, when the process of new insertion is Ps, can be initialized as CLK0 to the area variable CLKs in the system clock function at the process Ps of new insertion, Ts can be provided by the user, and when a process enters operation queue in the embedded system 1, can be set to 0 by function the Insert_new_process () Ws that is used for a corresponding region variable of initialization.
From as can be seen above, according to a preferred embodiment of the invention, can be by using the clock function of embedded system, according to the clock of each state of a process control CPU, making to provide different electric power to each process.This has been avoided providing a large amount of electric power to all processes, thereby effectively uses the power supply of CPU so that the power consumption minimum.
The foregoing description only is exemplary, should not be construed as limitation of the present invention.Instruction of the present invention can easily be applied to the device of other type.Description of the invention is schematically, is not in order to limit the scope of claim.Those skilled in the art can much replace, and revise and modification.In the claims, the statement that device adds function is a structure of carrying out described function in order to contain, not only comprises the equivalent of structure, also comprises the structure of equivalent.
Claims (10)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR51563/2000 | 2000-09-01 | ||
| KR10-2000-0051563A KR100487543B1 (en) | 2000-09-01 | 2000-09-01 | Cpu scheduling method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1340751A CN1340751A (en) | 2002-03-20 |
| CN1256637C true CN1256637C (en) | 2006-05-17 |
Family
ID=19686767
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB011310154A Expired - Fee Related CN1256637C (en) | 2000-09-01 | 2001-08-31 | Central processing unit scheduling method and device |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7051219B2 (en) |
| KR (1) | KR100487543B1 (en) |
| CN (1) | CN1256637C (en) |
Families Citing this family (45)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7111179B1 (en) | 2001-10-11 | 2006-09-19 | In-Hand Electronics, Inc. | Method and apparatus for optimizing performance and battery life of electronic devices based on system and application parameters |
| GB0212261D0 (en) * | 2002-05-28 | 2002-07-10 | Sendo Int Ltd | Processor load monitoring system |
| KR20040084832A (en) * | 2003-03-26 | 2004-10-06 | 마츠시타 덴끼 산교 가부시키가이샤 | Information processing apparatus, electronic device, method for controlling a clock of the information processing apparatus, program for controlling a clock, and program product for the same |
| US20040205757A1 (en) * | 2003-04-09 | 2004-10-14 | Pering Trevor A. | Performance scheduling using multiple constraints |
| JP4025260B2 (en) | 2003-08-14 | 2007-12-19 | 株式会社東芝 | Scheduling method and information processing system |
| CN100334521C (en) * | 2004-02-28 | 2007-08-29 | 鸿富锦精密工业（深圳）有限公司 | Clock management system and method |
| US7607132B2 (en) * | 2004-04-08 | 2009-10-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process scheduling system and method |
| CN1327408C (en) * | 2004-12-31 | 2007-07-18 | 苏州大学 | A low bit-rate speech encoder |
| JP4962396B2 (en) * | 2008-04-23 | 2012-06-27 | 日本電気株式会社 | Packet processing device |
| FR2943806A1 (en) * | 2009-03-31 | 2010-10-01 | Inst Nat Rech Inf Automat | DEVICE FOR CONTROLLING POWER SUPPLY OF A COMPUTER |
| US9563250B2 (en) | 2009-12-16 | 2017-02-07 | Qualcomm Incorporated | System and method for controlling central processing unit power based on inferred workload parallelism |
| US8775830B2 (en) | 2009-12-16 | 2014-07-08 | Qualcomm Incorporated | System and method for dynamically controlling a plurality of cores in a multicore central processing unit based on temperature |
| US9176572B2 (en) * | 2009-12-16 | 2015-11-03 | Qualcomm Incorporated | System and method for controlling central processing unit power with guaranteed transient deadlines |
| US9104411B2 (en) | 2009-12-16 | 2015-08-11 | Qualcomm Incorporated | System and method for controlling central processing unit power with guaranteed transient deadlines |
| US9128705B2 (en) | 2009-12-16 | 2015-09-08 | Qualcomm Incorporated | System and method for controlling central processing unit power with reduced frequency oscillations |
| CN102110043A (en) * | 2010-12-30 | 2011-06-29 | 上海顶竹通讯技术有限公司 | Method and device for computing CPU occupancy rate |
| US9668277B2 (en) * | 2013-03-13 | 2017-05-30 | Qualcomm Incorporated | Adaptive clock rate for high speed data communications |
| EP3062142B1 (en) | 2015-02-26 | 2018-10-03 | Nokia Technologies OY | Apparatus for a near-eye display |
| CN107132903B (en) * | 2016-02-29 | 2020-11-13 | 中兴通讯股份有限公司 | Energy-saving management implementation method, device and network equipment |
| US10678199B2 (en) * | 2016-06-23 | 2020-06-09 | Intel Corporation | Systems, methods and devices for standby power entry without latency tolerance information |
| US10650552B2 (en) | 2016-12-29 | 2020-05-12 | Magic Leap, Inc. | Systems and methods for augmented reality |
| EP3343267B1 (en) | 2016-12-30 | 2024-01-24 | Magic Leap, Inc. | Polychromatic light out-coupling apparatus, near-eye displays comprising the same, and method of out-coupling polychromatic light |
| US10578870B2 (en) | 2017-07-26 | 2020-03-03 | Magic Leap, Inc. | Exit pupil expander |
| US11280937B2 (en) | 2017-12-10 | 2022-03-22 | Magic Leap, Inc. | Anti-reflective coatings on optical waveguides |
| JP7496311B2 (en) | 2017-12-20 | 2024-06-06 | マジック リープ， インコーポレイテッド | Insert for an augmented reality viewing device - Patents.com |
| CN112136152B (en) | 2018-03-15 | 2025-02-07 | 奇跃公司 | Image correction caused by deformation of viewing device components |
| CN112601975B (en) | 2018-05-31 | 2024-09-06 | 奇跃公司 | Radar head pose positioning |
| WO2020010097A1 (en) | 2018-07-02 | 2020-01-09 | Magic Leap, Inc. | Pixel intensity modulation using modifying gain values |
| US11856479B2 (en) | 2018-07-03 | 2023-12-26 | Magic Leap, Inc. | Systems and methods for virtual and augmented reality along a route with markers |
| WO2020010226A1 (en) | 2018-07-03 | 2020-01-09 | Magic Leap, Inc. | Systems and methods for virtual and augmented reality |
| CN112585581B (en) | 2018-07-10 | 2024-10-18 | 奇跃公司 | Thread weaving for cross-ISA procedure calls |
| CN112689741B (en) | 2018-07-24 | 2024-10-11 | 奇跃公司 | Temperature-dependent calibration of mobile detection equipment |
| US11624929B2 (en) | 2018-07-24 | 2023-04-11 | Magic Leap, Inc. | Viewing device with dust seal integration |
| EP3831058A4 (en) | 2018-08-02 | 2022-04-20 | Magic Leap, Inc. | A viewing system with interpupillary distance compensation based on head motion |
| EP3830631A4 (en) | 2018-08-03 | 2021-10-27 | Magic Leap, Inc. | NON-FUSED POSE DRIFT CORRECTION OF A FUSED TOTEM IN A USER INTERACTION SYSTEM |
| WO2020041615A1 (en) | 2018-08-22 | 2020-02-27 | Magic Leap, Inc. | Patient viewing system |
| US10914949B2 (en) | 2018-11-16 | 2021-02-09 | Magic Leap, Inc. | Image size triggered clarification to maintain image sharpness |
| EP3899613A4 (en) | 2018-12-21 | 2022-09-07 | Magic Leap, Inc. | AIR POCKET STRUCTURES TO SUPPORT TOTAL INTERNAL REFLECTION IN A WAVEGUIDE |
| EP4369151A3 (en) * | 2019-02-06 | 2024-08-07 | Magic Leap, Inc. | Target intent-based clock speed determination and adjustment to limit total heat generated by multiple processors |
| WO2020185405A1 (en) | 2019-03-12 | 2020-09-17 | Magic Leap, Inc. | Registration of local content between first and second augmented reality viewers |
| CN114127837A (en) | 2019-05-01 | 2022-03-01 | 奇跃公司 | Content providing system and method |
| JP7609844B2 (en) | 2019-07-26 | 2025-01-07 | マジック リープ， インコーポレイテッド | Systems and methods for augmented reality - Patents.com |
| WO2021097318A1 (en) | 2019-11-14 | 2021-05-20 | Magic Leap, Inc. | Systems and methods for virtual and augmented reality |
| WO2021097323A1 (en) | 2019-11-15 | 2021-05-20 | Magic Leap, Inc. | A viewing system for use in a surgical environment |
| CN116301197B (en) * | 2023-04-27 | 2023-08-04 | 上海合见工业软件集团有限公司 | Clock data recovery method, electronic device and medium |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ES2067605T3 (en) * | 1989-09-06 | 1995-04-01 | Omron Tateisi Electronics Co | PROGRAMMABLE CONTROLLER. |
| US5623677A (en) * | 1994-05-13 | 1997-04-22 | Apple Computer, Inc. | Apparatus and method for reducing power consumption in a computer system |
| JP3588485B2 (en) * | 1994-08-26 | 2004-11-10 | 富士通株式会社 | Process scheduling method |
| JP2693916B2 (en) * | 1994-09-22 | 1997-12-24 | 米沢日本電気株式会社 | Task scheduling method |
| US5815693A (en) * | 1995-12-15 | 1998-09-29 | National Semiconductor Corporation | Processor having a frequency modulated core clock based on the criticality of program activity |
| US6115823A (en) * | 1997-06-17 | 2000-09-05 | Amphus, Inc. | System and method for task performance based dynamic distributed power management in a computer system and design method therefor |
| KR100298212B1 (en) * | 1997-12-17 | 2001-08-07 | 이계철 | A Real-time task scheduling method solving the priority reversal |
| US6438704B1 (en) * | 1999-03-25 | 2002-08-20 | International Business Machines Corporation | System and method for scheduling use of system resources among a plurality of limited users |
| US6564328B1 (en) * | 1999-12-23 | 2003-05-13 | Intel Corporation | Microprocessor with digital power throttle |
| US6366522B1 (en) * | 2000-11-20 | 2002-04-02 | Sigmatel, Inc | Method and apparatus for controlling power consumption of an integrated circuit |
| US6845456B1 (en) * | 2001-05-01 | 2005-01-18 | Advanced Micro Devices, Inc. | CPU utilization measurement techniques for use in power management |
-
2000
- 2000-09-01 KR KR10-2000-0051563A patent/KR100487543B1/en not_active Expired - Fee Related
-
2001
- 2001-08-30 US US09/941,849 patent/US7051219B2/en not_active Expired - Fee Related
- 2001-08-31 CN CNB011310154A patent/CN1256637C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US7051219B2 (en) | 2006-05-23 |
| US20020029353A1 (en) | 2002-03-07 |
| CN1340751A (en) | 2002-03-20 |
| KR20020018309A (en) | 2002-03-08 |
| KR100487543B1 (en) | 2005-05-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1256637C (en) | Central processing unit scheduling method and device | |
| US11579934B2 (en) | Scheduler for amp architecture with closed loop performance and thermal controller | |
| US8261112B2 (en) | Optimizing power consumption by tracking how program runtime performance metrics respond to changes in operating frequency | |
| CN101067758B (en) | An energy management method for embedded systems | |
| US7430673B2 (en) | Power management system for computing platform | |
| US8112648B2 (en) | Enhanced control of CPU parking and thread rescheduling for maximizing the benefits of low-power state | |
| CN101495958B (en) | System and method for controlling processor low power states | |
| CN100351777C (en) | Method for dynamically changing working frequency and morking voltage of electronic equipment and its device | |
| KR101029414B1 (en) | Apparatus and method provided for detecting processor state transition and machine accessible media and computing system | |
| US9092218B2 (en) | Methods and apparatus to improve turbo performance for events handling | |
| TWI524175B (en) | Processor power consumption control and voltage drop via micro-architectural bandwidth throttling | |
| KR101677820B1 (en) | Conserving power through work load estimation for a portable computing device using scheduled resource set transitions | |
| CN101290585B (en) | Embedded system real time task scheduling method | |
| JP2006518064A (en) | Microprocessor with multi-clock domain | |
| JP2010515984A (en) | Method and apparatus for processor power throttling in an information processing system | |
| JPH10149226A (en) | Power management method and device for multifunctional controller equipped with microprocessor | |
| JPWO2005106623A1 (en) | CPU clock control device, CPU clock control method, CPU clock control program, recording medium, and transmission medium | |
| KR100661851B1 (en) | Power management method for platform and that platform | |
| CN102929381B (en) | Electronic system and power management method thereof | |
| US20210055958A1 (en) | Technology For Dynamically Grouping Threads For Energy Efficiency | |
| US20140089694A1 (en) | Dynamically controlling power based on work-loop performance | |
| CN106063304A (en) | Systems and methods for messaging-based fine granularity system-on-a-chip power gating | |
| TWI630475B (en) | Individual core voltage margining | |
| CN113785257A (en) | Apparatus, method and system for transparently changing frequency of interconnect architecture | |
| CN1588273A (en) | Power management system for computer systems |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: LG- NORTEL CO., LTD. Free format text: FORMER OWNER: LG ELECTRONIC CO., LTD. Effective date: 20061110 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20061110 Address after: Seoul, South Kerean Patentee after: LG-Nortel Corp. Address before: Seoul, South Kerean Patentee before: LG Electronics Inc. |
|
| C56 | Change in the name or address of the patentee |
Owner name: LG-ERICSSON CO., LTD. Free format text: FORMER NAME: LG-NORTEL CO., LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: Seoul, Korea Patentee after: LG-Ericsson Co.,Ltd. Address before: Seoul, Korea Patentee before: LG-Nortel Corp. |
|
| ASS | Succession or assignment of patent right |
Owner name: ERICSSON-LG ENTERPRISE CO., LTD. Free format text: FORMER OWNER: ERICSSON-LG CO., LTD. Effective date: 20140212 |
|
| C56 | Change in the name or address of the patentee |
Owner name: ERICSSON-LG CO., LTD. Free format text: FORMER NAME: LG-ERICSSON CO., LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: Seoul, South Kerean Patentee after: ERICSSON-LG Co.,Ltd. Address before: Seoul, South Kerean Patentee before: LG-Ericsson Co.,Ltd. |
|
| CP03 | Change of name, title or address | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20140212 Address after: Gyeonggi Do, South Korea Patentee after: Ericsson -LG enterprise Kabushiki Kaisha Address before: Seoul, South Kerean Patentee before: ERICSSON-LG Co.,Ltd. |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20060517 Termination date: 20170831 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |