CN1254741C - Method for automatic switching starting-up mode - Google Patents
Method for automatic switching starting-up mode Download PDFInfo
- Publication number
- CN1254741C CN1254741C CN 03153906 CN03153906A CN1254741C CN 1254741 C CN1254741 C CN 1254741C CN 03153906 CN03153906 CN 03153906 CN 03153906 A CN03153906 A CN 03153906A CN 1254741 C CN1254741 C CN 1254741C
- Authority
- CN
- China
- Prior art keywords
- memory module
- mode
- power
- memory
- computer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Stored Programmes (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
The present invention relates to a method for automatically switching starting modes. As for the method, a first starting mode and a second starting mode are set in a basic input-output system (BIOS) of the computer, wherein the first starting mode is formed by the way that detecting software is set in a common starting mode. The detecting software detects the characteristics of memory modules. When one memory module is at fault, the detecting software which marks the faulty memory module switches the first starting mode to the second starting mode. The second starting mode discards the marked memory module. Various parameters of the BIOS are stored in the memory module to increase the probability of completing a starting program, and the memory module which can carry out the starting operation is not marked.
Description
Technical field
The present invention relates to a kind of booting computer program, particularly a kind of method of the power on mode that automaticallyes switch.
Background technology
See also shown in Figure 1, dual inline memory module (Dual In-line Memory Modules, be called for short: DIMM) 1 with single memory module in upright arrangement (Single In-line Memory Modules is called for short: SIMM) be the minitype circuit board that contains multi-bank memory chip (Memory Chip).The configuration format of dual inline memory module 1 has 72,144 and 168 terminals (pin), the left and right sides edge joint of the golden plug of so-called " two (Dual) " expression is to different signals, it includes random access memory (Random AccessMemory, be called for short RAM) chip, can be described as by two list memory models merging in upright arrangement and form, it also can the single or double manufacturing as single memory module in upright arrangement.If dual inline memory module 1 is installed on the motherboard, do not need paired interpolation dual inline memory module 1, can mix pairing.For example, you can (Mega Byte, be called for short: dual inline memory module 1 MB) be installed on the slot 2 on 32MB dual inline memory module 1 next door with one 64 megabit tuple.Dual inline memory module 1 is with the difference of single memory module in upright arrangement, the terminal of the former circuit board both sides, its independent circuits is respectively arranged, and the circuit of the terminal of latter both sides is connected together, anticipate promptly, the terminal of dual inline memory module 1 both sides respectively has it specifically defined, and make its access path that broad is provided, make its single memory module in upright arrangement of data rate fast.
Dual inline memory module 1 with 168 terminals, access path to its memory chip is 64 bits (bit), and, if central processing unit (Central Processing Unit, be called for short: bus CPU) (BUS) equally is the access path of 64 bits, just only need do once complete access (Access) action to storer, so a motherboard (Main Board, or title Mother Board) on, only needs a dual inline memory module 1.And also comprise an Erasable Programmable Read Only Memory EPROM (Erasable Programmable Read-Only Memory in this dual inline memory module 1, be called for short: EPROM) for ROM-BIOS (Basic Input Output System, be called for short: BIOS) store various parameters, and, set a chipset (Chipset) and reach optimum condition according to described parameter.On high-order PC or workstation, 1 of the dual inline memory module of using is based on 200 pins, the ACCESS bus of 72 bits is provided, wherein 60 nibbles are data itself, (Error Checking and Correction Code is called for short: ECC) use all the other eight bits as error-detecting code.
And ROM-BIOS is the most basic in the booting computer startup, when dispatching from the factory for motherboard, with the start various basic parameters or burning program in Flash ROM, meaning is that its basic functions is exactly the basic setting value that is used for storing computer, and the user also can set the correlation parameter of each hardware in power on mode and this computer by ROM-BIOS simultaneously.General computer is when start, and the testing that this ROM-BIOS can be started shooting (Power On Self Test) is to determine the basic configuration of each hardware of computer.For example, during general booting computer, this ROM-BIOS can be carried out three times access test to storer and (then only can be done once if be set as after the enabled, the time that can accelerate to start shooting), and then it is stored various parameters, be stored in the Erasable Programmable Read Only Memory EPROM of this dual inline memory module 1, make the software (as: operating system) of follow-up startup, can obtain the configuration setting of each hardware of this computer.
With present most of computer, its motherboard mostly uses Intel 815E chipset, this chipset has only the slot 2 of supporting 3 dual inline memory modules 1, totally 6 memory address lines (CSA#0～CSA#5), or be called thesaurus (banks), but described computer is in order to provide more flexible use-pattern, and with the 3rd slot 2 and the 4th slot 2 of its motherboard, shared storage address signal CSA#4 and CSA#5.Because such design, so in the time must using the 3rd slot 2 and the 4th slot 2 simultaneously, must only use Synchronous Dynamic Random Access Memory (the SynchronousDynamic Random Access Memory of 1 thesaurus (banks), be called for short: SDRAM), be generally the SDRAM module of single face, otherwise ROM-BIOS only can detect the 3rd memory span on the slot 2, and can't detect the 4th memory span on the slot 2.
On the other hand, if only use a dual inline memory module 1 on computer, this dual inline memory module 1 must be installed in the 1st, 2 or 3 slot 2, otherwise the stored various parameters of ROM-BIOS, can't be when booting computer, be written in the dual inline memory module 1 of described slot 3, cause computer can't finish boot program smoothly.In addition, the configuration of the 1st and 2 slot 2 is to be set to pair state, if in the 1st and 2 slot 2, when the dual inline memory of installation module 1 is all arranged, this ROM-BIOS will be 2 of the 1st and 2 slots, described dual inline memory module 1 is carried out interleaving access, and the various parameters that ROM-BIOS is stored are stored in respectively in the described dual inline memory module 1.
But, this ROM-BIOS is before the various parameters that it is stored are written into described dual inline memory module 1, be to carry out repeatedly access test to described dual inline memory module 1, it needs only and once detects the dual inline memory module 1 that is installed in the 1st or 2 slot 2, after the situation of distress condition or access errors is arranged, this ROM-BIOS will can not be written into its stored various parameters in the described dual inline memory module 1 again, make this computer can't finish boot program smoothly, with puzzlement and the inconvenience that causes in the use.
Summary of the invention
Because traditional ROM-BIOS detects the dual inline memory module that the 1st or 2 slot installed, after the situation of distress condition or access errors is arranged, can't finish the shortcoming of boot program smoothly, the inventor is through the permanent research and experiment of making great efforts, and development and Design goes out the method for a kind of power on mode that automaticallyes switch of the present invention finally.
Technical matters to be solved by this invention is that a kind of method that improves the automatic switchover power on mode of finishing the boot program probability is provided.
The technical scheme of method that realizes automatic switchover power on mode of the present invention is as follows:
A kind of method of the power on mode that automaticallyes switch, it is characterized in that: in the ROM-BIOS of a computer, be provided with first power on mode and second power on mode, wherein this first power on mode is in general power on mode, be provided with one and detect software, after making described computer begin to start this ROM-BIOS, this ROM-BIOS is to handle according to the following step:
At first, described detection software is written on the memory bank of motherboard of this computer before institute's mounted memory module in this ROM-BIOS various parameters that it is stored, described memory module characteristic is detected, whether any mistake is arranged in order to judge described memory module;
If it is wrong to detect described memory module, then should detect software to vicious memory module, carry out mark;
Again described first power on mode is converted to second power on mode, and after this second power on mode read described memory module respectively, giving up there was the memory module that is labeled;
Then, various parameters are stored in the memory module that can carry out in-cycle work and not be labeled.
The method of described automatic switchover power on mode, it is characterized in that: described second power on mode will be stored in the memory module that can carry out in-cycle work and not be labeled in various parameters, and after finishing boot program, this second power on mode will read described mark again, make this second power on mode produce an information data according to described mark, and the set control circuit of the motherboard that is sent to this computer, make the display demonstration-error message picture of this computer.
The method of described automatic switchover power on mode, it is characterized in that: described second power on mode is before reading described memory module, earlier described memory module is forced to set individually independently configuration for, make described memory module carry out access respectively separately, carry out subsequent treatment again.
The method of described automatic switchover power on mode, it is characterized in that: described computer is installed the motherboard with chipset, it is provided with first, second and third and four memory banks, and on first and two memory banks, memory module is installed at least, and described ROM-BIOS will be handled according to the following step:
At first, described first power on mode is utilized described detection software, and the characteristic to institute's mounted memory module on the memory bank of the motherboard of this computer detects, and to judge described memory module whether any mistake is arranged;
If there is any one memory module wrong, then vicious memory module is carried out mark;
Again this first power on mode is converted to second power on mode;
Then, this second power on mode reads the memory module of first memory slot, judges whether it is that the memory module of first memory slot is labeled;
If the memory module of first memory slot is not labeled, then described memory module is forced to set individually independently configuration for, make described memory module carry out access respectively separately;
Give up again the memory module that is labeled is arranged;
Then, the various parameters of described ROM-BIOS are stored in the memory module of the first memory slot that can carry out in-cycle work and not be labeled, carry out subsequent treatment again.
The method of described automatic switchover power on mode, it is characterized in that: after judging that described memory module is without any mistake, the various parameters that described ROM-BIOS is stored with interlace mode, are written into respectively on this first and two memory bank in institute's mounted memory module;
Carry out follow-up start handling procedure again, to finish start smoothly.
The method of described automatic switchover power on mode is characterized in that: after the memory module of judging the first memory slot is labeled, stop boot program.
The method of described automatic switchover power on mode is characterized in that: after described computer is finished boot program, show the picture of oneself damage of memory module of described second memory slot on the display of described computer.
The method of described automatic switchover power on mode is characterized in that: when judging that described memory module does not have any mistake, then proceed follow-up start and handle.
The invention has the advantages that:
This method is to be provided with first power on mode and second power on mode, wherein said first power on mode is in general power on mode, be provided with one and detect software, this detection software detects described memory module characteristic, wherein a memory module is wrong as if detecting, then described first power on mode is converted to second power on mode, and be stored in the memory module that can carry out in-cycle work and not be labeled by the various parameters of described second power on mode with described ROM-BIOS, finish the probability of boot program with raising.
For further understanding and understanding being arranged, for the embodiment conjunction with figs., be described in detail as follows now purpose of the present invention, shape, constructing apparatus feature and effect thereof:
Description of drawings
Fig. 1 is the synoptic diagram of dual inline memory module and slot thereof;
Fig. 2 is a process flow diagram of the present invention.
Embodiment
The present invention is a kind of method of the power on mode that automaticallyes switch, this method is in the ROM-BIOS of a computer, be provided with first power on mode and second power on mode, wherein this first power on mode is in general power on mode, be provided with one and detect software, this detection software is written on the memory bank of motherboard of this computer before institute's mounted memory module in the described ROM-BIOS various parameters that it is stored, this memory module characteristic is detected, if this memory module does not have any mistake, carry out subsequent treatment again, otherwise after this detection software carries out mark to vicious memory module, described first power on mode is converted to second power on mode, and after this second power on mode reads described memory module respectively, give up the memory module that is labeled, and the various parameters of described ROM-BIOS are stored in the memory module that can carry out in-cycle work and not be labeled, so, this computer is only under all can carry out situation that the memory module of in-cycle work all damages, the situation that can't start shooting just can take place, as long as and can not take place to have memory module to damage situation about promptly can't start shooting, and then can improve the chance of finishing boot program as traditional power on mode.
In a preferred embodiment of the present invention, described second power on mode will be stored in the memory module that can carry out in-cycle work and not be labeled in various parameters, and after finishing boot program, this second power on mode will read described mark again, make this second power on mode produce an information data according to described mark, and the set control circuit of the motherboard that is sent to this computer, make the display of this computer can show an error message picture, this picture is to observe for the user, and as the foundation of keeping in repair this computer.In this embodiment, described second power on mode forces described memory module to set individually independently configuration for earlier before reading described memory module, makes described memory module carry out access respectively separately, carries out subsequent treatment again.
The computer that has the motherboard of Intel 815E chipset with present installation is a practical embodiments, this computer only only be installed in its first and second or three memory banks in described memory module, can be written into the stored various parameters of this ROM-BIOS.In addition, if in described first and second and three memory banks, when all memory module being installed, described ROM-BIOS will be between this second and three memory bank, described memory module is carried out interleaving access, and the various parameters that ROM-BIOS is stored, be stored in respectively in the described memory module, and be not stored in the memory module of described the 3rd memory bank, if method of the present invention is used in the ROM-BIOS of this computer, see also Fig. 2, this ROM-BIOS will be handled according to the following step:
By above-mentioned step as can be known, when the memory module of described computer first memory slot keeps normal condition, no matter whether the memory module of described second memory slot is damaged, and this computer all can be finished boot program, so, can reduce the probability that this computer can't be started shooting.
The above only is a specific embodiment of the best of the present invention, but structural attitude of the present invention is not limited thereto, and anyly is familiar with this skill person in field of the present invention, can think easily and variation or modification, all be encompassed in the claim scope of this case.
Claims (8)
1, a kind of method of the power on mode that automaticallyes switch, it is characterized in that: in the ROM-BIOS of a computer, be provided with first power on mode and second power on mode, wherein this first power on mode is in general power on mode, be provided with one and detect software, after making described computer begin to start this ROM-BIOS, this ROM-BIOS is to handle according to the following step:
At first, described detection software is written on the memory bank of motherboard of this computer before institute's mounted memory module in this ROM-BIOS various parameters that it is stored, described memory module characteristic is detected, whether any mistake is arranged in order to judge described memory module;
If it is wrong to detect described memory module, then this detection software carries out mark to vicious memory module;
Again described first power on mode is converted to second power on mode, and after this second power on mode reads described memory module respectively, gives up the memory module that is labeled;
Then, various parameters are stored in the memory module that can carry out in-cycle work and not be labeled.
2, the method for automatic switchover power on mode according to claim 1, it is characterized in that: described second power on mode will be stored in the memory module that can carry out in-cycle work and not be labeled in various parameters, and after finishing boot program, this second power on mode will read described mark again, make this second power on mode produce an information data according to described mark, and the set control circuit of the motherboard that is sent to this computer, make the display demonstration-error message picture of this computer.
3, the method for automatic switchover power on mode according to claim 1, it is characterized in that: described second power on mode is before reading described memory module, earlier described memory module is forced to set for individually independently configuration, make described memory module carry out access respectively separately, carry out subsequent treatment again.
4, the method for automatic switchover power on mode according to claim 1, it is characterized in that: described computer is installed the motherboard with chipset, it is provided with first, second and third and four memory banks, and on first and two memory banks, memory module is installed at least, and described ROM-BIOS will be handled according to the following step:
At first, described first power on mode is utilized described detection software, and the characteristic of institute's mounted memory module on the memory bank of the motherboard of this computer is detected, and to judge described memory module whether any mistake is arranged;
If there is any one memory module wrong, then vicious memory module is carried out mark;
Again this first power on mode is converted to second power on mode;
Then, this second power on mode reads the memory module of first memory slot, judges whether it is that the memory module of first memory slot is labeled;
If the memory module of first memory slot is not labeled, then described memory module is forced to set individually independently configuration for, make described memory module carry out access respectively separately;
Give up the memory module that is labeled again;
Then, the various parameters of described ROM-BIOS are stored in the memory module of the first memory slot that can carry out in-cycle work and not be labeled, carry out subsequent treatment again.
5, the method for automatic switchover power on mode according to claim 4, it is characterized in that: after judging that described memory module is without any mistake, the various parameters that described ROM-BIOS is stored, with interlace mode, be written into respectively on described first and two memory banks in institute's mounted memory module;
Carry out follow-up start handling procedure again, to finish start smoothly.
6, the method for automatic switchover power on mode according to claim 4 is characterized in that: after the memory module of judging the first memory slot is labeled, stop boot program.
7, the method for automatic switchover power on mode according to claim 4 is characterized in that: after described computer is finished boot program, show the picture of oneself damage of memory module of described second memory slot on the display of described computer.
8, the method for automatic switchover power on mode according to claim 1 is characterized in that: when judging that described memory module does not have any mistake, then proceed follow-up start and handle.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 03153906 CN1254741C (en) | 2003-08-20 | 2003-08-20 | Method for automatic switching starting-up mode |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 03153906 CN1254741C (en) | 2003-08-20 | 2003-08-20 | Method for automatic switching starting-up mode |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1584826A CN1584826A (en) | 2005-02-23 |
| CN1254741C true CN1254741C (en) | 2006-05-03 |
Family
ID=34597911
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 03153906 Expired - Fee Related CN1254741C (en) | 2003-08-20 | 2003-08-20 | Method for automatic switching starting-up mode |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1254741C (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100401263C (en) * | 2005-12-20 | 2008-07-09 | 英业达股份有限公司 | Error checking system and method after turn-on machine |
| CN101206599B (en) * | 2006-12-19 | 2011-04-06 | 深圳市顶星数码网络技术有限公司 | Method for diagnosis and insulation of computer mainboard equipment |
| CN103425506B (en) | 2013-05-20 | 2016-12-07 | 华为技术有限公司 | Closedown method and starting-up method and communication terminal |
| US9678762B2 (en) * | 2015-01-21 | 2017-06-13 | Cisco Technology, Inc. | Dynamic, automated monitoring and controlling of boot operations in computers |
| CN105120322B (en) * | 2015-08-31 | 2018-07-24 | 深圳市茁壮网络股份有限公司 | A kind of set-top-box opening method and device |
| CN105159773B (en) * | 2015-09-30 | 2021-06-15 | 联想(北京)有限公司 | Information processing method and electronic equipment |
-
2003
- 2003-08-20 CN CN 03153906 patent/CN1254741C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1584826A (en) | 2005-02-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101848000B (en) | Decoding method, encoding method and starting control system | |
| US7272757B2 (en) | Method for testing a memory chip and test arrangement | |
| JP5595514B2 (en) | Bit exchange technology for DRAM error correction | |
| CN1905068A (en) | Non-volatile memory device having improved program speed and associated programming method | |
| CN1914598A (en) | Semiconductor device and method for activating the same | |
| US7107493B2 (en) | System and method for testing for memory errors in a computer system | |
| CN1315732A (en) | Automatic test method and circuit for RAM | |
| CN1667755A (en) | Semiconductor device with memory and method for memory test | |
| CN1933027A (en) | Method and system for nand-flash identification | |
| CN1832042A (en) | Program verification for non-volatile memory | |
| CN1254741C (en) | Method for automatic switching starting-up mode | |
| US20100318874A1 (en) | Electronic memory device and method for error correcting thereof | |
| CN1252730C (en) | Storage circuit with test compression function | |
| CN1725382A (en) | Detection method of flash storage | |
| CN110058973A (en) | The test macro of data memory device and the test method of data memory device | |
| US20090254785A1 (en) | Test mode for parallel load of address dependent data to enable loading of desired data backgrounds | |
| US8176388B1 (en) | System and method for soft error scrubbing | |
| CN101957762A (en) | Starting acceleration device, computer system with same and starting method thereof | |
| CN114116355A (en) | Memory test method and device and electronic equipment | |
| CN101187879B (en) | Electronic system and data processing method thereof | |
| CN103811065A (en) | Non-volatile memory system | |
| CN111611112A (en) | Storage and calculation integrated chip and method for improving yield of storage and calculation integrated chip | |
| CN1270457C (en) | Communication facility performance testing method | |
| CN1719411A (en) | Method of starting up computer by sequentially selecting memory module | |
| JPS62250599A (en) | Semiconductor memory device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20060503 Termination date: 20100820 |