CN1217261C - 用于处理器流水线分段法及再装配的方法以及装置 - Google Patents
用于处理器流水线分段法及再装配的方法以及装置 Download PDFInfo
- Publication number
- CN1217261C CN1217261C CN008084580A CN00808458A CN1217261C CN 1217261 C CN1217261 C CN 1217261C CN 008084580 A CN008084580 A CN 008084580A CN 00808458 A CN00808458 A CN 00808458A CN 1217261 C CN1217261 C CN 1217261C
- Authority
- CN
- China
- Prior art keywords
- instruction
- streamline
- phase
- processor
- iii
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 102
- 230000011218 segmentation Effects 0.000 title abstract description 9
- 238000013461 design Methods 0.000 claims abstract description 47
- 238000012545 processing Methods 0.000 claims abstract description 36
- 230000008569 process Effects 0.000 claims description 17
- 238000001514 detection method Methods 0.000 claims description 8
- 230000000903 blocking effect Effects 0.000 claims description 6
- 238000003860 storage Methods 0.000 claims description 2
- 238000000605 extraction Methods 0.000 claims 1
- 230000002194 synthesizing effect Effects 0.000 abstract description 2
- 238000001308 synthesis method Methods 0.000 abstract 1
- 238000012546 transfer Methods 0.000 description 26
- 230000006870 function Effects 0.000 description 23
- 238000005516 engineering process Methods 0.000 description 17
- 238000006243 chemical reaction Methods 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 7
- 238000003786 synthesis reaction Methods 0.000 description 7
- 230000008901 benefit Effects 0.000 description 6
- 230000006835 compression Effects 0.000 description 5
- 238000007906 compression Methods 0.000 description 5
- 238000004590 computer program Methods 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 5
- 230000008859 change Effects 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000013459 approach Methods 0.000 description 3
- 238000004364 calculation method Methods 0.000 description 3
- 238000012938 design process Methods 0.000 description 3
- 238000012856 packing Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 238000004422 calculation algorithm Methods 0.000 description 2
- 238000011010 flushing procedure Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000005457 optimization Methods 0.000 description 2
- 230000008520 organization Effects 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 208000031481 Pathologic Constriction Diseases 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000011438 discrete method Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 238000007726 management method Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 230000008672 reprogramming Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000011144 upstream manufacturing Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
- G06F9/3858—Result writeback, i.e. updating the architectural state or memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- Advance Control (AREA)
Abstract
Description
n_p3iv<= ip3iv WHEN ien3=‘0’ ELSE ‘0’ WHEN ien2=‘0’ AND ien3=‘1’ ELSE ip2iv; p3ivreg; PROCESS(ck,clr) BEGIN IF clr=‘1’THEN ip3iv<=‘0’; ELSIF(ck‘EVENT AND ck=‘1’)THEN ip3iv<=n_p3iv; END IF; END PROCESS;
library ieee; use ieee.std_logic_1164.all; entity v007a is port(ck : in std_ulogic; clr : in std_ulogic; ien2 : in std_ulogic; ien3 : in std_ulogic; ip2iv: in std_ulogic; p3iv : out std_ulogic); end v007a; architecture synthesis of v007a is signal n_p3iv : std_ulogic; signal ip3iv : std_ulogic; begin n_p3iv<= ip3iv WHEN ien3=′0′ ELSE ′0′ WHEN ien2=′0′AND ien3=′1′ ELSE ip2iv; p3ivreg: PROCESS(ck,clr) BEGIN IF clr=′1′THEN ip3iv<=′0′; ELSIF(ck′EVENT AND ck=′1′)THEN ip3iv<=n_p3iv; END IF; END PROCESS; p3iv <= ip3iv; end synthesis;
library ieee; use ieee.std_logic_1164.all; enty v007b is port(en : in std_ulogic; p2int : in std_ulogic; ien2 : in std_ulogic; ip2iv : in std_ulogic; ien1 : out std_ulogic); end v007b; architecture synthesis of v007b is begin ien1 <= ′0′WHEN en=′0′ OR(p2int=′1′AND ien2=′0′) OR(ip2iv=′1′AND ien2=′0′) ELSE ′1′; end synthesis;
Claims (25)
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13425399P | 1999-05-13 | 1999-05-13 | |
US60/134,253 | 1999-05-13 | ||
US09/418,663 US6862563B1 (en) | 1998-10-14 | 1999-10-14 | Method and apparatus for managing the configuration and functionality of a semiconductor design |
US09/418,663 | 1999-10-14 | ||
US52417900A | 2000-03-13 | 2000-03-13 | |
US09/524,179 | 2000-03-13 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNA2005100843183A Division CN1716189A (zh) | 1999-05-13 | 2000-05-12 | 设计用户可定制的处理器的方法以及装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1355900A CN1355900A (zh) | 2002-06-26 |
CN1217261C true CN1217261C (zh) | 2005-08-31 |
Family
ID=27384547
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN008084580A Expired - Fee Related CN1217261C (zh) | 1999-05-13 | 2000-05-12 | 用于处理器流水线分段法及再装配的方法以及装置 |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP1190337A2 (zh) |
CN (1) | CN1217261C (zh) |
AU (1) | AU4848700A (zh) |
TW (1) | TW589544B (zh) |
WO (1) | WO2000070483A2 (zh) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6862563B1 (en) | 1998-10-14 | 2005-03-01 | Arc International | Method and apparatus for managing the configuration and functionality of a semiconductor design |
US6988154B2 (en) | 2000-03-10 | 2006-01-17 | Arc International | Memory interface and method of interfacing between functional entities |
US7000095B2 (en) | 2002-09-06 | 2006-02-14 | Mips Technologies, Inc. | Method and apparatus for clearing hazards using jump instructions |
CN100451951C (zh) * | 2006-01-26 | 2009-01-14 | 深圳艾科创新微电子有限公司 | Risc cpu中的5+3级流水线设计方法 |
US8127113B1 (en) | 2006-12-01 | 2012-02-28 | Synopsys, Inc. | Generating hardware accelerators and processor offloads |
JP5395383B2 (ja) * | 2008-08-21 | 2014-01-22 | 株式会社東芝 | パイプライン演算プロセッサを備える制御システム |
CN102194350B (zh) * | 2011-03-24 | 2013-01-30 | 大连理工大学 | 一种基于vhdl的cpu |
CN102830953B (zh) * | 2012-08-02 | 2017-08-25 | 中兴通讯股份有限公司 | 指令处理方法及网络处理器指令处理装置 |
CN104793987B (zh) * | 2014-01-17 | 2018-08-03 | 中国移动通信集团公司 | 一种数据处理方法及装置 |
US9971516B2 (en) | 2016-10-17 | 2018-05-15 | International Business Machines Corporation | Load stall interrupt |
CN111399912B (zh) * | 2020-03-26 | 2022-11-22 | 超睿科技(长沙)有限公司 | 一种面向多周期指令的指令调度方法、系统及介质 |
CN113961247B (zh) * | 2021-09-24 | 2022-10-11 | 北京睿芯众核科技有限公司 | 一种基于risc-v处理器的向量存/取指令执行方法、系统及装置 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5019967A (en) * | 1988-07-20 | 1991-05-28 | Digital Equipment Corporation | Pipeline bubble compression in a computer system |
DE69130519T2 (de) * | 1990-06-29 | 1999-06-10 | Digital Equipment Corp., Maynard, Mass. | Hochleistungsfähiger Multiprozessor mit Gleitkommaeinheit und Verfahren zu seinem Betrieb |
EP0649085B1 (en) * | 1993-10-18 | 1998-03-04 | Cyrix Corporation | Microprocessor pipe control and register translation |
-
2000
- 2000-05-12 WO PCT/US2000/013221 patent/WO2000070483A2/en active Application Filing
- 2000-05-12 EP EP00930715A patent/EP1190337A2/en not_active Withdrawn
- 2000-05-12 AU AU48487/00A patent/AU4848700A/en not_active Abandoned
- 2000-05-12 CN CN008084580A patent/CN1217261C/zh not_active Expired - Fee Related
- 2000-07-05 TW TW089109198A patent/TW589544B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP1190337A2 (en) | 2002-03-27 |
WO2000070483A3 (en) | 2001-08-09 |
CN1355900A (zh) | 2002-06-26 |
AU4848700A (en) | 2000-12-05 |
TW589544B (en) | 2004-06-01 |
WO2000070483A2 (en) | 2000-11-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1716189A (zh) | 设计用户可定制的处理器的方法以及装置 | |
CN1217261C (zh) | 用于处理器流水线分段法及再装配的方法以及装置 | |
CN1147794C (zh) | 具有静态转移预测支持的去耦取指令-执行引擎 | |
CN1129843C (zh) | 使用组合的数据处理器系统和指令系统 | |
Schoeberl et al. | Towards a time-predictable dual-issue microprocessor: The Patmos approach | |
US20160328231A1 (en) | Memory-network processor with programmable optimizations | |
CN1292343C (zh) | 处理器及处理管线中例外反应的装置与方法 | |
CN1658154A (zh) | 早期修正分支指令预测错误的管线微处理器装置与方法 | |
Oh et al. | Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures | |
Dai et al. | Flushing-enabled loop pipelining for high-level synthesis | |
CN1260647C (zh) | 在数据处理设备中锁定源寄存器的方法和该数据处理设备 | |
CN1155883C (zh) | 在流水线处理器中用于跳转延迟时隙控制的方法和装置 | |
Hu et al. | Exploring wakeup-free instruction scheduling | |
CN1167005C (zh) | 用于流水线化处理器中跳转控制的方法及装置 | |
CN1234066C (zh) | 基于操作队列复用的指令流水线系统和方法 | |
US20020032558A1 (en) | Method and apparatus for enhancing the performance of a pipelined data processor | |
CN1384934A (zh) | 流水线处理器内用于松散寄存器编码的方法和装置 | |
Tsiokanos et al. | Variation-aware pipelined cores through path shaping and dynamic cycle adjustment: Case study on a floating-point unit | |
CN100343799C (zh) | 产生流水线微处理器的早期状态标志的装置及方法 | |
JP2618187B2 (ja) | マルチスカラ・プロセッサ・システムにおいて高速浮動小数点例外処理をする方法及びシステム | |
Berekovic et al. | A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs | |
CN1206145A (zh) | 带有流水线处理电路的信号处理器及其方法 | |
Whitham et al. | Using trace scratchpads to reduce execution times in predictable real-time architectures | |
CN115335802A (zh) | 用于优化从一个存储器到另一个存储器的数据传输的方法和系统 | |
US20060168431A1 (en) | Method and apparatus for jump delay slot control in a pipelined processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SYNOPSYS INC. Free format text: FORMER OWNER: ARC INTERNAT U. S. HOLDINGS INC. Effective date: 20130710 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20130710 Address after: American California Patentee after: Synopsys Inc. Address before: American California Patentee before: ARC Internat U. S. Holdings Inc. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20050831 Termination date: 20160512 |
|
CF01 | Termination of patent right due to non-payment of annual fee |