CN1184744C - Master-spare converting control circuit and method for realizing it - Google Patents
Master-spare converting control circuit and method for realizing it Download PDFInfo
- Publication number
- CN1184744C CN1184744C CNB011307153A CN01130715A CN1184744C CN 1184744 C CN1184744 C CN 1184744C CN B011307153 A CNB011307153 A CN B011307153A CN 01130715 A CN01130715 A CN 01130715A CN 1184744 C CN1184744 C CN 1184744C
- Authority
- CN
- China
- Prior art keywords
- circuit
- plate
- standby
- parallel
- word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Hardware Redundancy (AREA)
Abstract
The present invention discloses a main and spare switching control circuit which is respectively arranged on two single boards with totally identical functional structures. The control circuit at least comprises a CPU interface, a parallel/series switching and command processing circuit, a state comparing circuit and a timing signal generating circuit, wherein the CPU interface receives command words sent by a CPU system and transmits the words to the parallel/series switching and command processing circuit. The parallel/series switching and command processing circuit receives and processes the command words sent by the CPU system, and simultaneously, sends a handshaking signal to the state comparing circuit of the other single plate. The parallel/series switching and command processing circuit can also send main/spare words to the state comparing circuit of a present plate, the state comparing circuit can compare the handshaking signal with the main/spare words, and the action of a timing comparing circuit is controlled according to a comparing result to generate a switching control signal. The circuit can make the switch of the system more reliable and accurate, and the real-time switch can be ensured. The present invention also discloses a method for realizing the main and spare switching control.
Description
Technical field
The present invention relates to a kind of with masterslave switchover control circuit in the system of active/standby mode work and masterslave switchover implementation method.
Background technology
In communication network and communication equipment, the reliability of system is very important.In order to improve the reliability of system, the crucial veneer in the system adopts the redundant technique of activestandby hot backup usually.So-called activestandby hot backup just is meant that on hardware designs two identical veneers work simultaneously, and one is main usefulness, and another piece is standby.The single board interface signal I/O of main usefulness is open in system, i.e. real-time online work; And standby single board interface signal I/O is ternary in system, promptly closes output.The interface signal of two boards on backboard multiple connection together, when the veneer of main usefulness broke down, system should be able to automatically switch, and guaranteed the reliability of system works.
At present common master/slave switch circuit is to design two R-S circuits for triggering respectively on identical veneer 0 of two structure functions and veneer 1 as shown in Figure 1, its input and output respectively mutually interconnection be interlocking signal.Simultaneously, all be connected into a Forced Switch control signal wire CONT at its input.When needs are switched, General System at first issues to mainboard and switches order, control by mainboard Forced Switch signal CONT, mainboard is switched earlier and is slave board, then, switch by interlocking signal control slave board and be mainboard, though sort circuit can be realized masterslave switchover, it exists following problem in design:
1) can produce the phenomenon of striving main usefulness.Because this design has successively at the order of the moment contact pin contact that slave board inserts, the slave board power supply contacts earlier veneer with ground wire, making the CONT signal is high level, and the interlocking signal of slave board may also not touch contact pin at this moment, then slave board can be because draw to high level causes robbing fully the master on the interlocking signal of this plate, and this situation very easily takes place when hot line job.
2) phenomenon that primary control program is made mistakes and can not be switched can appear.Run at the primary control program of mainboard and to fly and house dog (Watchdog) is failed operate as normal, or under the situation of the communicating interrupt on mainboard and backstage,, can not switch by main frame or backstage because mainboard can't carry out communication with the backstage at this moment.
3) produce the trigger self-excitation.Because this design is a regenerative circuit, when conditions such as gate circuit phase shift, loop gain reached critical, little disturbance just may cause the self-excitation of R-S trigger.
4) do not support linking switching.Some activestandby hot backup veneer with and itself have the veneer of signaling interface to exist one to one relation, in the single-board host-slave switching design, must consider both sides' linking switching like this, to guarantee the real-time reversion performance of system.And in the design of traditional masterslave switchover, be difficult to support also just can't guarantee system's real-time reversion well by linking switching.
Summary of the invention
The invention provides a kind of masterslave switchover control circuit and masterslave switchover implementation method, to improve the reliability and the accuracy of masterslave switchover, the linking switching of while back-up system, the real-time that the system of assurance switches.
Technical scheme of the present invention is specifically:
A kind of masterslave switchover control circuit is arranged at respectively on two identical veneers of functional structure, and this control circuit comprises at least:
Cpu i/f is used to receive the command word that veneer CPU sends, and is transmitted to parallel/serial conversion and command process circuit;
Parallel/serial conversion and command process circuit send handshake to the state comparison circuit to plate in order to handle the command word that CPU sends, to reach, and send active/standby with the state comparison circuit of status word to this plate;
The state comparison circuit is relatively to the handshake of parallel/serial conversion of plate and the transmission of command process circuit and the active/standby status word of using of parallel/serial conversion of this plate and the transmission of command process circuit, and according to the action of comparative result control timing signal generation circuit; And
Timing signal generation circuit, the index signal that the accepting state comparison circuit is sent generates when not receiving index signal and switches control signal.
Described handshake is the signal wire transmits by backboard, and its communication pattern is the method for synchronization, or is asynchronous system.
Described command word comprises at least: main switch fully command word, fully switch main command word, configuration order word, enable/the disable command word.
Above-mentioned handshake is the active/standby status word of using to plate.
A kind of implementation method of masterslave switchover control, this method comprises the steps: at least
A. the parallel/serial conversion of main board and command process circuit periodically send handshake to the state comparison circuit of standby plate; The parallel/serial conversion of this standby plate and command process circuit periodically send handshake to the state comparison circuit of this main board;
B. after the state comparison circuit of main board is received handshake from standby plate, with active/standbyly comparing that the parallel/serial conversion of this main board and command process circuit are sent with status word, if it is normal, then the timing signal generation circuit to this main board sends an index signal, otherwise does not signal;
After the state comparison circuit of standby plate is received handshake from main board, with active/standbyly comparing that the parallel/serial conversion of this standby plate and command process circuit are sent with status word, if normal, then the timing signal generation circuit to this standby plate sends an index signal, otherwise does not signal;
C. when the timing signal generation circuit of standby plate is not received the normal index signal of result of this standby plate state comparison circuit transmission in the fixed cycle, generate one immediately and switch control signal.
Wherein, the value in described cycle is set in advance by system.
The present invention monitors activestandby state in real time by adopt digital handshake between active and standby plate, reliably and exactly finishes the control of masterslave switchover in the very first time.Wherein, realize that the monitoring to activestandby state mainly is the handshake and the active/standby status word of use of this plate that method, single is transmitted by relatively, utilize the handshake that refreshes continuously to detect the activestandby state information of definite veneer, accuracy and reliability that raising is switched.The present invention is realized by hardware fully, is not subjected to the restriction of software systems, and is simpler, reliable, stable.
Description of drawings
Fig. 1 is the structural representation of traditional masterslave switchover control circuit;
Fig. 2 is the structural representation of masterslave switchover control circuit of the present invention;
Fig. 3 is the state transitions schematic diagram of masterslave switchover of the present invention.
Embodiment
The present invention is further detailed explanation below in conjunction with drawings and Examples.
Referring to shown in Figure 2, Fig. 2 switches the structural representation of control circuit for the active and standby plate of the present invention.This circuit comprises cpu i/f, parallel/serial conversion and command process circuit at least, timing signal generation circuit and state comparison circuit.
Its basic operation principle is such:
Cpu system provides command word to parallel/serial conversion and command process circuit by cpu i/f, and this command word comprises the configuration order word, enables/the disable command word, mainly be equipped with command word, be equipped with word of falling the main command or the like.
Parallel/serial conversion and command process circuit are determined the active and standby state of using of this plate according to the masterslave switchover state diagram of Fig. 3, and receive and handle the command word of the cpu system of cpu i/f transmission.Simultaneously, by the veneer transmission handshake of data on the backboard (Data) and clock (CLK) alignment correspondence, transmit the active/standby status word of using of this plate; Whether the state comparison circuit to this plate provides the active/standby word of using, active and standby normal with single board state for judging.
The state comparison circuit receives the handshake that plate is provided, and will data and the active/standby of this plate that plate sends with word relatively be defined according to design, and comparative result refresh timing signal generation circuit prevents that timer from overflowing.For example, suppose that this plate is a standby plate, if what plate was sent is main use word, comparative result is inequality, refresh timer, and timing signal generation circuit does not move, the original state of active and standby plate maintenance; If what plate was sent is standby word, comparative result is identical, refresh timer not, and timing signal generation circuit moves, and masterslave switchover takes place, and determines the active and standby state of using of this plate according to the masterslave switchover state diagram of Fig. 3.Because parallel/serial conversion and command process circuit are constantly to send handshake to corresponding veneer according to certain refresh cycle, therefore, the compare result signal that the state comparison circuit forms also is periodically to produce, so, timing signal generation circuit can be adjusted sensitivity according to the thresholding that CPU sets in advance, if do not receive the normal index signal that the state comparison circuit is sent out within a certain period of time, promptly produce one and switch control signal, switching control signal can be used for Controlled CPU system or veneer external interface signal input/output state according to the specific design demand, finishes masterslave switchover on hardware controls in the very first time.
Referring to shown in Figure 3, the process that masterslave switchover control specific implementation of the present invention is switched is such:
A. after Board Power up resets, enter the standby plate state automatically; Veneer detects the place slot number separately then, and it is main with groove position or spareslots position to judge that this plate is positioned at.
B. if be positioned at the spareslots position, the competition when avoiding taking place the alternation of hosts with state enters the veneer self check after the time-delay; If the master uses the groove position, then directly carry out the veneer self check.
C. after the veneer self check as do not pass through, report high-rise alarming processing flow process to handle; Self check by after enter detection again to plate handshake and slot number state.Veneer produces the own active/standby word of use according to slot number, this active/standby with word and receive to plate handshake formation comparative result, thereby the formal active and standby state of using of definite veneer.
D. after veneer is confirmed as stand-by state, enter stand-by state alarm cycle detection.Promptly entering stand-by state detects.It is regularly to carry out self check with being in standby veneer that stand-by state detects, and judges whether fault of this plate.If this status detection result normally then continue the circulation self check is in readiness always, prepare to take over mainboard work at any time; If it is undesired then enter high-rise alarming processing flow process.When receiving the order of " standby alternation of hosts uses ", directly change the main state of using over to.
E. when veneer confirm as main with state after, enter and mainly detect with cycle of states.Main detect with cycle of states that to refer to that veneer is in main when using state, monitor the running status of this plate constantly, if break down, then carry out masterslave switchover, this plate is reduced to standby, and enters troubleshooting process.This state comprises also whether veneer enters the detection of single major state, checks promptly whether standby plate is on the throne.As do not enter single major state, then continue cycle detection; As detect and enter single major state, then carry out system resource backup alarm status and judge.If in main order of receiving " main with changeing standby " with detected state, then main board is handled through failsafe link and is changed stand-by state over to.
F. system resource backup alarm status is used for judging this moment, whether system only had main board normal operation maybe can not operate.If still can operate then do with nowhere to turn to alert and handle, proceed cycle detection; If can not operate then alarm, change high-rise alarming processing flow process.
Wherein, failsafe link is handled the troubleshooting comprised and can be divided into four types:
The first kind is the cpu system fault.At this moment reset operation can take place in Watchdog, changes following the 4th type over to.
Second class is the fault that is caused by peripheral hardware.At this moment whether elder generation of system detection masterslave switchover can carry out, and as infeasible i.e. alarm, changes high-rise alarming processing flow process; As feasible, then main board transfers to standbyly, and standby plate rises to main using.
The 3rd class is the command forces operation.After the order of CPU receiving system, change the second type of process process over to.
The 4th class is plug plate or reset operation.Be equivalent to above-mentioned initial state of switching flow process owing to reset, the veneer that resets is equivalent to the standby plate state.
Plug veneer in the 4th type is distinguished according to state three kinds:
(1) main board is extracted: standby plate detects by the backboard handshake and loses main board, is upgraded to main board automatically, enters the main cycle of states detected state of using.
(2) standby plate is extracted: main board needn't be handled, and enters single major state according to main with the cycle of states testing result.
(3) standby plate inserts: enter stand-by state after the self check.
The design of master/slave switch circuit recited above and implementation method can solve traditional master/slave switch circuit stability, problem that reliability is not enough well, can take all factors into consideration according to the complexity of the veneer that has main and standby relation during specific implementation.
As seen, a kind of masterslave switchover control circuit provided by the present invention and its implementation have following advantage and characteristics:
1) masterslave switchover implementation method of the present invention is to utilize active and standby plate numeral handshake to communicate by backboard, utilizes the handshake that refreshes continuously to detect the state of determining veneer, to improve the reliability of system.
2) masterslave switchover control circuit of the present invention in design, the R-S trigger and the regenerative circuit that design in traditional master/slave switch circuit have been abandoned, directly adopt digital handshake, avoided self-excitation hidden danger fully, improved masterslave switchover control stability and reliability.
3) masterslave switchover control circuit of the present invention is successively insensitive for the order that veneer inserts moment contact pin contact, operates according to the masterslave switchover state diagram fully, can avoid robbing fully main phenomenon and take place, and has improved the reliability of masterslave switchover.
4) masterslave switchover control circuit of the present invention is in design, considered the auto switching of veneer under various failure conditions, comprise that main board can't finish extreme case such as communication handshake and can avoid, such as: increase the troubleshooting state fault is in various degree handled; For another example: adopt the control of masterslave switchover and the Watchdog of veneer to be used, resume work by the faulty board of the control alarm that resets, and then improved the reliability of system.
5) the present invention says the word word to parallel/serial conversion and command process circuit by cpu system, and between parallel/serial conversion and command process circuit and state comparison circuit, send the active/standby word of using, the single board main/standby state is carried out related design with veneer CPU, can support the linking switching in the single-board host-slave switching design well, to guarantee the real-time reversion performance of system.
6) cpu system can issue the masterslave switchover order by cpu i/f, forces single board state to change, and the system of can be provides better flexibility.
7) state and the corresponding state transition process of masterslave switchover that method of the present invention is clear and definite, the various situations of single-board host-slave switching operation contained in this state exchange, and then improved the reliability of system.
Claims (6)
1, a kind of masterslave switchover control circuit is arranged at respectively on two identical veneers of functional structure, it is characterized in that this control circuit comprises at least:
Cpu i/f is used to receive the command word that veneer CPU sends, and is transmitted to parallel/serial conversion and command process circuit;
Parallel/serial conversion and command process circuit send handshake to the state comparison circuit to plate in order to handle the command word that CPU sends, to reach, and send active/standby with the state comparison circuit of status word to this plate;
The state comparison circuit is relatively to the handshake of parallel/serial conversion of plate and the transmission of command process circuit and the active/standby status word of using of parallel/serial conversion of this plate and the transmission of command process circuit, and according to the action of comparative result control timing signal generation circuit; And
Timing signal generation circuit, the index signal that the accepting state comparison circuit is sent generates when not receiving index signal and switches control signal.
2, masterslave switchover control circuit according to claim 1 is characterized in that: described handshake is by the signal wire transmits of backboard, and its communication pattern is the method for synchronization, or is asynchronous system.
3, masterslave switchover control circuit according to claim 1 is characterized in that described command word comprises at least: main switch fully command word, fully switch main command word, configuration order word, enable/the disable command word.
4, masterslave switchover control circuit according to claim 1 and 2 is characterized in that: described handshake is the active/standby status word of using to plate.
5, a kind of implementation method of masterslave switchover control is characterized in that this method comprises the steps: at least
A. the parallel/serial conversion of main board and command process circuit periodically send handshake to the state comparison circuit of standby plate; The parallel/serial conversion of this standby plate and command process circuit periodically send handshake to the state comparison circuit of this main board;
B. after the state comparison circuit of main board is received handshake from standby plate, with active/standbyly comparing that the parallel/serial conversion of this main board and command process circuit are sent with status word, if it is normal, then the timing signal generation circuit to this main board sends an index signal, otherwise does not signal;
After the state comparison circuit of standby plate is received handshake from main board, with active/standbyly comparing that the parallel/serial conversion of this standby plate and command process circuit are sent with status word, if normal, then the timing signal generation circuit to this standby plate sends an index signal, otherwise does not signal;
C. when the timing signal generation circuit of standby plate is not received the normal index signal of result of this standby plate state comparison circuit transmission in the fixed cycle, generate one immediately and switch control signal.
6, implementation method according to claim 5 is characterized in that: the value in described cycle is set in advance by system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB011307153A CN1184744C (en) | 2001-08-21 | 2001-08-21 | Master-spare converting control circuit and method for realizing it |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB011307153A CN1184744C (en) | 2001-08-21 | 2001-08-21 | Master-spare converting control circuit and method for realizing it |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1405985A CN1405985A (en) | 2003-03-26 |
| CN1184744C true CN1184744C (en) | 2005-01-12 |
Family
ID=4670088
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB011307153A Expired - Fee Related CN1184744C (en) | 2001-08-21 | 2001-08-21 | Master-spare converting control circuit and method for realizing it |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1184744C (en) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100463373C (en) * | 2003-01-17 | 2009-02-18 | 中兴通讯股份有限公司 | Centralized control and hierarchical implementing switching control method and device |
| CN100407727C (en) * | 2004-01-18 | 2008-07-30 | 中兴通讯股份有限公司 | An inter-processor communication method based on message |
| CN100370701C (en) * | 2004-07-23 | 2008-02-20 | 华为技术有限公司 | Main standby switch control circuit and control method thereof |
| CN100407645C (en) * | 2005-08-19 | 2008-07-30 | 华为技术有限公司 | Ethernet interface linking switching method |
| CN1976486B (en) * | 2005-11-28 | 2011-03-16 | 中兴通讯股份有限公司 | Signalling retransmitting system and method thereof |
| CN101145799B (en) * | 2007-04-27 | 2010-12-08 | 中兴通讯股份有限公司 | A communication device with electric interface and its conversion control method |
| CN101131570B (en) * | 2007-09-18 | 2011-06-08 | 重庆川仪自动化股份有限公司 | Redundancy switch-over control method and control circuit thereof |
| CN101159525B (en) * | 2007-11-13 | 2011-04-20 | 上海华为技术有限公司 | Veneer master-slave rearranging method and system and a veneer |
| CN102073562B (en) * | 2010-12-31 | 2014-08-20 | 山石网科通信技术有限公司 | Hardware-based main/standby switch arbitration method |
| CN102170156A (en) * | 2011-04-28 | 2011-08-31 | 中山乾宏通信科技有限公司 | Wind-solar complementary charge-discharge control method and device |
| CN103281209B (en) * | 2013-06-05 | 2016-12-28 | 大唐移动通信设备有限公司 | The processing method of a kind of warning information and equipment |
| CN104468210B (en) * | 2014-12-01 | 2017-11-21 | 国家计算机网络与信息安全管理中心 | A kind of quick master-slave swap control method |
| CN106878060A (en) * | 2017-01-12 | 2017-06-20 | 烽火通信科技股份有限公司 | The active and standby synchronization system and method for a kind of multi-service integrated access device |
| CN112598823A (en) * | 2020-12-09 | 2021-04-02 | 邵军利 | Novel electronic lock system |
-
2001
- 2001-08-21 CN CNB011307153A patent/CN1184744C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1405985A (en) | 2003-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1184744C (en) | Master-spare converting control circuit and method for realizing it | |
| CN101030073A (en) | Switch circuit for engine redundant electrically-controlled system and its controlling method | |
| CN103455005B (en) | Controller redundancy and switching method | |
| CN101132314B (en) | Method for implementing redundancy backup | |
| CN110427283B (en) | Dual-redundancy fuel management computer system | |
| CN101145895A (en) | Master/slave device switching method | |
| CN103853622A (en) | Control method of dual redundancies capable of being backed up mutually | |
| CN103744753B (en) | A kind of data interactive method of dual systems and device | |
| CN101324855A (en) | Method, system, component and multi-CPU equipment for detecting auxiliary CPU operating status | |
| CN110515295A (en) | A kind of method of the redundancy I/O module of dynamic and configurable | |
| CN115001618A (en) | Synchronous serial time-sharing multiplexing bus method applied to high-voltage cascade equipment | |
| CN1251419C (en) | Method for realization of fast rearranging main spared device in communication devices | |
| CN101488105B (en) | Method for implementing high availability of memory double-controller and memory double-controller system | |
| CN1437326A (en) | Exchange method between on-line and off-line communicator | |
| CN112235141B (en) | Lightweight Ethernet redundancy device of Linux operating system in single broadcast domain | |
| CN112201378A (en) | Hot standby switching method, system, terminal and medium based on nuclear power plant DCS platform | |
| CN1612495A (en) | Main-standby conversion control method for communication device | |
| CN1393748A (en) | Switching equipment between master and stand-by circuits and its method | |
| CN116089176A (en) | Hot standby dual-redundancy computer control system for AUV | |
| CN214278888U (en) | Distributed communication bus system reset circuit | |
| CN213149533U (en) | Hardware two-out-of-three voting circuit and train LCU control system | |
| CN1032987C (en) | Multiplexed transfer method and device for processor | |
| CN111522718A (en) | Server power supply system and server | |
| JP7431034B2 (en) | Controller and facility monitoring system | |
| JP2013254333A (en) | Multiple system control system and control method therefor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20050112 Termination date: 20160821 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |