CN118174582B - Deadbeat predictive control method - Google Patents
Deadbeat predictive control method Download PDFInfo
- Publication number
- CN118174582B CN118174582B CN202410560567.8A CN202410560567A CN118174582B CN 118174582 B CN118174582 B CN 118174582B CN 202410560567 A CN202410560567 A CN 202410560567A CN 118174582 B CN118174582 B CN 118174582B
- Authority
- CN
- China
- Prior art keywords
- inverter
- voltage
- current
- coordinate system
- load
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 25
- 238000005070 sampling Methods 0.000 claims abstract description 31
- 230000009466 transformation Effects 0.000 claims abstract description 6
- 239000003990 capacitor Substances 0.000 claims description 24
- 230000014509 gene expression Effects 0.000 claims description 5
- 230000001131 transforming effect Effects 0.000 claims description 4
- 230000008878 coupling Effects 0.000 claims description 3
- 238000010168 coupling process Methods 0.000 claims description 3
- 238000005859 coupling reaction Methods 0.000 claims description 3
- 230000003111 delayed effect Effects 0.000 claims description 3
- 239000011159 matrix material Substances 0.000 claims description 3
- 230000004044 response Effects 0.000 abstract description 10
- 238000004364 calculation method Methods 0.000 abstract description 3
- 230000008901 benefit Effects 0.000 description 8
- 238000010586 diagram Methods 0.000 description 8
- 230000007935 neutral effect Effects 0.000 description 6
- 238000004458 analytical method Methods 0.000 description 5
- 238000002474 experimental method Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000013178 mathematical model Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 101100186920 Campylobacter jejuni subsp. jejuni serotype O:2 (strain ATCC 700819 / NCTC 11168) legI gene Proteins 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0006—Arrangements for supplying an adequate voltage to the control circuit of converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0012—Control circuits using digital or numerical techniques
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
- H02M1/088—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the simultaneous control of series or parallel connected semiconductor devices
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
- H02M7/53871—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current
- H02M7/53873—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration with automatic control of output voltage or current with digital control
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
The invention provides a dead beat prediction control method which is applied to a T-shaped three-phase four-bridge arm three-level inverter and comprises the following steps: sampling a load voltage, a load current and an inductance current of the inverter; obtaining sampling values of load voltage, load current and inductance current under an alpha beta gamma coordinate system from an abc coordinate system to the alpha beta gamma coordinate system through coordinate transformation; calculating a reference value of inverter voltage according to sampling values of load voltage, load current and inductance current under the alpha beta gamma coordinate system; and converting the reference value of the inverter voltage into an abc coordinate system, and modulating by an SPWM modulator to control the inverter. Compared with the traditional method, the improved DB algorithm provided by the invention has better steady-state performance; the final equation of the invention only has a few times of addition and multiplication, and the calculation complexity is low; the algorithm provided by the invention has faster dynamic response capability.
Description
Technical Field
The invention relates to the technical field of power electronics, in particular to a dead beat prediction control method applied to a T-shaped three-phase four-bridge arm three-level inverter.
Background
With the increasing demands of people on the power conversion efficiency and the power quality output by the inverter, the conventional two-level inverter cannot meet the requirements of high-power and high-frequency application. The advent of multilevel inverters solves this problem. The three-level inverter effectively reduces power loss and harmonic distortion by introducing an additional intermediate level, thereby improving energy conversion efficiency and power density.
The three-level technology may be implemented by various topologies such as neutral point clamped multi-level inverters, cascaded H-bridge multi-level inverters, flying capacitor multi-level inverters, and T-type multi-level inverters. Neutral point clamped multilevel inverter topologies have the problem of midpoint voltage balancing of the two capacitors on the dc side, which can lead to output voltage distortion. Cascaded H-bridge multilevel inverter topologies require multiple independent dc power supplies. The flying capacitor multilevel inverter topology is characterized by complex control methods, difficulty in achieving accurate voltage control of the flying capacitor, and increased switching losses due to higher switching frequencies. Among various three-level inverters, a T-type inverter is popular because of its simple control, small number of elements, and high energy conversion efficiency.
During use of the inverter, unbalanced and nonlinear loads are inevitably encountered. When carrying unbalanced/nonlinear load, the traditional three-phase three-bridge arm voltage type inverter can cause unbalanced three-phase current, so that unbalanced voltage is caused, harmonic distortion is increased, and power loss is increased. A three-phase four-wire inverter topology has been proposed by scholars to solve the imbalance problem by simply connecting the load neutral to the midpoint of the dc link. However, this topology requires a high capacitance on the dc side to mitigate dc voltage fluctuations caused by the load neutral current flowing through the dc link capacitor. The three-phase four-bridge arm three-level inverter is the best solution for solving unbalanced current. The topology can control the voltage of the midpoint of the direct current side through the fourth bridge arm, thereby eliminating unbalanced current. In addition, this topology has lower dc ripple than a three-phase three-leg three-level inverter, thereby more effectively utilizing the dc voltage.
While adding a fourth leg may improve the overall performance of the system, it also presents challenges to the voltage control design. Various advanced linear and nonlinear control methods have been proposed in the academia and industry to solve this problem. Proportional Integral (PI) control is a classical control algorithm common in inverter applications. PI control has the advantage of easy implementation and good stability. However, PI control is relatively poor in robustness, is sensitive to system parameter variations and load disturbances, and may lead to reduced control performance. Another form of PI control is Proportional Resonance (PR) control, which can track an ac reference voltage signal. But PR control is not only unable to eliminate steady state errors, but is also less robust to system parameter variations and load disturbances. Model Predictive Control (MPC) has the obvious advantages of superior anti-interference capability, rapid dynamic response, flexible capability of processing multi-objective optimization, and the like. Most MPC methods require a large amount of computation and have a relatively high computational complexity.
Dead beat control (Deadbeat Control, DB) has attracted considerable interest in the field of digital controllers because of its significant advantages. These advantages include zero steady state error, ease of implementation in digital control systems, low levels of current harmonics, and fast dynamic response. Therefore, dead beat control controllers are becoming a focus of research.
The conventional PI control has a slow response speed to dynamic switching and cannot rapidly track the variation of the reference voltage. The model prediction control only acts one voltage vector in one switching period, so that not only is the indefinite switching frequency caused, but also the filter design is difficult; and meanwhile, the output voltage has large ripple and poor steady state and dynamic performance.
Disclosure of Invention
The aim of the invention is achieved by the following technical scheme.
Specifically, the invention provides a dead-beat prediction control method applied to a T-shaped three-phase four-bridge arm three-level inverter, which comprises the following steps:
sampling a load voltage, a load current and an inductance current of the inverter;
Obtaining sampling values of load voltage, load current and inductance current under an alpha beta gamma coordinate system from an abc coordinate system to the alpha beta gamma coordinate system through coordinate transformation;
calculating a reference value of inverter voltage according to sampling values of load voltage, load current and inductance current under the alpha beta gamma coordinate system;
And converting the reference value of the inverter voltage into an abc coordinate system, and modulating by an SPWM modulator to control the inverter.
Further, the reference value of the inverter voltageThe expression of (2) is as follows:
Wherein, An alpha component representing a load voltage reference value, k representing a time of day, L representing an output inductance of the inverter, T s representing a sampling period,An alpha component representing a reference value of the inverter inductance current,Representing the alpha component of the inductor current of the inverter.
Further, the reference value of the inverter inductance currentThe expression of (2) is as follows:
Wherein, An alpha component representing a load current in an alpha beta gamma coordinate system, C representing an output capacitance of the inverter,Representing the alpha component of the inverter output voltage.
Further, the direct current input side of the inverter is composed of an upper capacitor and a lower capacitor, and the voltage of each capacitor is half of the direct current input voltage respectively; the inverter comprises four bridge arms, and each bridge arm is of a T-shaped structure formed by 4 switching devices so as to output 3 levels.
Further, the transformation of coordinates from the abc coordinate system to the αβγ coordinate system includes:
the amount of coupling is decoupled from the abc coordinate system into the αβγ coordinate system by transforming the matrix T in the following equation:
Further, when the reference value of the inverter voltage is calculated, a sampling value delayed by one sampling period is used as the reference value of the current time.
Further, the output end of the inverter is provided with an output LC filter consisting of an output inductor and an output capacitor.
Further, in each bridge arm of the inverter, a collector electrode of the first switching device is connected with a positive electrode of the direct-current voltage bus and a positive electrode of the upper capacitor, and an emitter electrode of the first switching device is connected with a collector electrode of the third switching device and a collector electrode of the fourth switching device; the emitter of the second switching device is connected with the emitter of the third switching device, and the collector of the second switching device is connected with the negative electrode of the upper capacitor and the positive electrode of the lower capacitor; and an emitter of the fourth switching device is connected with a negative electrode of the lower capacitor and a negative electrode of the direct-current voltage bus.
The invention has the advantages that: 1. compared with the traditional method, the improved DB algorithm provided by the invention has better steady-state performance; 2. the final equation of the improved DB algorithm provided by the invention is only added and multiplied for several times, and the calculation complexity is low; 3. the improved DB algorithm proposed by the present invention has faster dynamic response capability.
Drawings
Various other advantages and benefits will become apparent to those of ordinary skill in the art upon reading the following detailed description of the preferred embodiments. The drawings are only for purposes of illustrating the preferred embodiments and are not to be construed as limiting the invention. Also, like reference numerals are used to designate like parts throughout the figures. In the drawings:
Fig. 1 shows a circuit diagram of a three-phase four-leg three-level inverter with LC filters according to an embodiment of the invention.
FIG. 2 shows an overall system control block diagram according to an embodiment of the invention.
Figure 3 shows a steady state experimental waveform with a 3kw linear resistive load. (a) is a conventional PI control result. (b) DB control results provided by the invention.
Figure 4 shows a steady state experimental waveform with a 3kw linear resistive load. (a) is a conventional PI control result. (b) DB control results provided by the invention.
Fig. 5 shows a steady state experimental waveform diagram with a nonlinear diode load. (a) is a conventional PI control result. (b) is the DB control result proposed by the present invention.
Fig. 6 shows a dynamic experimental waveform diagram of a sudden change of a linear resistive load from 3kw to 1kw according to an embodiment of the present invention. (a) is a conventional PI control result. (b) DB control results provided by the invention.
Fig. 7 shows a dynamic experimental waveform diagram of a three-phase load transitioning from a 1kw linear resistive load to a 3kw linear resistive load according to an embodiment of the present invention. (a) is a conventional PI control result. (b) DB control results provided by the invention.
Detailed Description
Exemplary embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. While exemplary embodiments of the present disclosure are shown in the drawings, it should be understood that the present disclosure may be embodied in various forms and should not be limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art.
Dead beat prediction control (Deadbeat Control, DB): and calculating a given voltage vector by using a mathematical model of the system and a sampling value at the current moment, and enabling the inverter to output the voltage vector so as to achieve the effect that the actual current can track the given current in the next sampling period.
Multilevel inverter: compared with the traditional two-level inverter, the multi-level inverter has the remarkable advantage that more voltage grades can be output, so that the voltage stress of a switching device is reduced, the output voltage which is closer to a sine wave is generated, and the harmonic content and electromagnetic interference are reduced. Meanwhile, the multilevel inverter can realize higher voltage and current regulation precision, and reduces the loss in the energy conversion process.
T-type three-level inverter: the DC input side of the T-type three-level inverter is composed of two capacitors, the voltages of the capacitors are half of the DC input voltage, each bridge arm is of a T-type structure composed of 4 switching devices, and 3 levels can be output. Compared with other three-level inverters, the three-level inverter has a simple and compact structure, and can realize higher power factors.
The invention provides an improved dead beat control method based on a three-phase four-bridge arm inverter, which calculates a voltage reference value of the next period according to model parameters of a system and a current sampling value; the method can obtain the final equation through simple operation, so that the calculation complexity is greatly reduced; while exhibiting excellent performance in dynamic response.
A. model construction
Fig. 1 is a circuit diagram of a T-type three-phase three-level inverter with LC filter used in the present invention, each leg consisting of four controllable switching devices capable of producing three different output voltage levels. Wherein,Is a direct current side voltage; And Upper and lower capacitor voltages, respectively; l and C constitute an output LC filter; And Load voltage and load current respectively; Is the current on the neutral leg.
As shown in fig. 1, each leg of the T-type three-phase three-level inverter contains 4 controllable switching devices: s x1,Sx2,Sx3 and S x4, where x= { a, B, C, N }, and in addition, S x1 and S x3 are always complementarily turned on; s x2 and S x4 are also always complementarily conductive, and according to the different switch combinations of the three-phase three-level inverter, 3 switch states can be generated, defined as S x, wherein x= { a, B, C, N }, and the value of S x can be "1", "0" and "-1", and the corresponding three switch states are "P", "O" and "N", assuming that the midpoint potential has been balanced, that isThe output voltage of each bridge arm isWhere x= { a, B, C, N }, which can be expressed as equation (1), the corresponding switch combinations are shown in table 1.
（1）
Voltage output by inverter、、Can be expressed as:
（2）
TABLE 1 combinations of different switching devices and corresponding output voltages
The node on the output side of the inverter is analyzed by kirchhoff's law to obtain:
（3）
（4）
（5）
Substituting equation (5) into equation (3) and equation (4) yields:
（6）
（7）
From equation (6) and equation (7) it can be derived that the output voltage and the output current are coupled to each other. It is therefore necessary to design a controller to decouple the output voltage and current. The amount of coupling is decoupled by transforming from the abc coordinate system into the αβγ coordinate system by the transformation matrix T in equation (8).
（8）
The decoupled output voltage and output current can be expressed as:
（9）
（10）
B. Deadbeat control algorithm
After decoupling the state equation of the three-phase four-bridge arm inverter in the alpha beta gamma coordinate system, dead beat control can calculate the reference value of the next sampling period according to the established system mathematical model and the current sampling value. The invention only analyzes the state equation of the alpha component, and the analysis of the beta component and the gamma component is the same as the alpha component.
（11）
When the sampling frequency is sufficiently large, the derivative of the sampling variable may approximate:
（12）
inductor current for k+1 and k+2 sampling periods Can be expressed as:
（13）
（14）
By linearly estimating the inductor current at time k+2, it is possible to obtain:
（15）
（16）
The dead beat controller provided by the invention uses a sampling value delayed by one sampling period as a reference value of the current moment. Equation (16) can be rewritten as:
（17）
Wherein the method comprises the steps of As a reference value for the inductor current,A voltage reference is output for the inverter.A load voltage reference is given to the system.
（18）
Output voltage for sampling periods k+1 and k+2Analysis, which can be expressed as
（19）
（20）
By linearly estimating the inverter output voltage at time k+2, it is possible to obtain:
（21）
（22）
Assuming load current Holding almost constant during the sampling period and replacing the reference value with the value at time k+1, then (23) can be reduced to:
（23）
（24）
The expressions of the reference value of the inverter voltage and the reference value of the inductor current obtained by the dead beat control algorithm are eventually rewritten as:
（25）
Wherein, An alpha component representing a load voltage reference value, k representing a time of day, L representing an output inductance of the inverter, T s representing a sampling period,An alpha component representing a reference value of the inverter inductance current,Representing the alpha component of the inductor current of the inverter,An alpha component representing a load current in an alpha beta gamma coordinate system, C representing an output capacitance of the inverter,Representing the alpha component of the inverter output voltage.
C. System control block diagram
Based on the above analysis, the complete control block diagram of dead beat control proposed by the present invention is shown in fig. 2. Firstly, sampling load voltage, load current and inductance current; then transforming the coordinates into an alpha beta gamma coordinate system to obtain a sampling value under the alpha beta gamma coordinate system; then calculating a reference value of the inverter voltage by a formula (25); finally, the coordinate system is transformed into an abc coordinate system, and then the coordinate system is modulated by an SPWM modulator.
Specific examples:
In order to verify the effectiveness of dead beat control, a T-type three-phase four-bridge arm three-level inverter experimental platform is built. The experimental parameters are detailed in table 2.
Table 2 experimental parameters
Meanwhile, the proposed DB control is compared with the conventional PI control. In order to ensure fairness of experiments, two groups of experiments have the same dead time and sampling frequency under the same working condition. The test conditions were set as follows:
Experimental condition 1: the output voltage amplitude was set to 200V, the frequency was 50Hz, and the load was a linear resistive load (1 kw for each phase).
Experimental condition 2: the output voltage amplitude was set to 200V, the frequency was 50Hz, and the load was an unbalanced load (phase a and phase C were empty, phase B carrying a 1Kw resistive load).
Experimental condition 3: setting the amplitude of output voltage to be 200V, the frequency to be 50Hz, and the load to be a nonlinear diode rectifier bridge load。
Experimental condition 4: under experimental condition 1, the linear load jumps from a 3kw resistive load to a 1kw resistive load.
Experimental condition 5: the output voltage amplitude is set to 100V, the frequency is 50Hz, and the voltage jumps from a 1kw resistive load to a 3kw resistive load.
Experimental effects of the invention
A. Steady state performance experiment
In order to verify the steady state performance of the dead-beat control algorithm of the present invention, FIGS. 3, 4 and 5 show the three-phase output voltages of the DB and conventional PI algorithms of the present invention under experimental conditions 1,2 and 3, respectivelyAnd an analysis plot of a Fast Fourier Transform (FFT) of the load voltage.
From the experimental results in fig. 3,4 and 5, it can be seen that:
1) Both algorithms can effectively track a given output voltage (200V), which indicates that the deadbeat control method provided by the invention has better performance under steady-state conditions.
2) According to the FFT analysis result, the Total Harmonic Distortion (THD) of the load voltage of the conventional PI control method under experimental conditions 1,2 and 3 was 1.76%,2.49% and 4.40%, respectively. In contrast, the DB control proposed by the present invention is lower in THD at the same conditions, 1.66%,1.83% and 3.33%, respectively. In summary, the DB control method proposed by the present invention exhibits steady-state performance superior to conventional PI control.
B. dynamic performance experiment
To further verify the dynamic performance of the proposed algorithm. FIGS. 6 and 7 show the load voltage of the proposed algorithm and the conventional PI control algorithm under experimental conditions 4 and 5, respectivelyLoad currentCurrent on neutral legIs a test waveform of (a).
As shown in fig. 6 and 7, when the linear load suddenly changes, the dynamic response of the two control methods is very similar, while the load voltage amplitude is maintained at 200V. Thus, both methods have good dynamic performance in response to linear load changes.
However, under experimental condition 4, the PI-controlled current required to reach steady state was about 6.201ms, while the DB-controlled current could be restored to steady state within 5.390 ms. Under experimental condition 5, the response time of DB control (1.816 ms) was also significantly shorter than that of PI control (4.956 ms). The results demonstrate that DB control shows superior performance over PI control in dynamic experiments. Its fast response capability enables it to track and stabilize the output voltage more quickly during transient changes.
The present invention is not limited to the above-mentioned embodiments, and any changes or substitutions that can be easily understood by those skilled in the art within the technical scope of the present invention are intended to be included in the scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (6)
1. The dead beat prediction control method is applied to a T-shaped three-phase four-bridge arm three-level inverter and is characterized by comprising the following steps of:
sampling a load voltage, a load current and an inductance current of the inverter;
From by coordinate transformation Coordinate system toIn the coordinate system, getSampling values of load voltage, load current and inductance current under a coordinate system;
according to the described Calculating a reference value of inverter voltage by using sampling values of load voltage, load current and inductance current under a coordinate system;
transforming the reference value of the inverter voltage to Modulating the power supply by an SPWM modulator under a coordinate system to control the inverter;
reference value of the inverter voltage The expression of (2) is as follows:
；
Wherein, Representing a load voltage referenceA component, k, represents the moment, L represents the output inductance of the inverter,The period of the sampling is indicated and,Representing a reference value of an inverter inductor currentThe component(s) of the composition,Representing inductor current of inverterA component;
Reference value of the inverter inductance current The expression of (2) is as follows:
；
Wherein, Representation ofLoad current in coordinate systemA component, C, representing the output capacitance of the inverter,Representing inverter output voltageA component.
2. A dead-beat predictive control method as defined in claim 1, wherein,
The direct current input side of the inverter is composed of an upper capacitor and a lower capacitor, and the voltage of each capacitor is half of the direct current input voltage respectively; the inverter comprises four bridge arms, and each bridge arm is of a T-shaped structure formed by 4 switching devices so as to output 3 levels.
3. A dead-beat predictive control method as defined in claim 1, wherein,
The slave is transformed by coordinatesCoordinate system toIn the coordinate system, it includes:
By a transformation matrix in the following formula To take the amount of coupling fromTransformation of the coordinate system toDecoupling is performed in a coordinate system:
。
4. a dead-beat predictive control method as defined in claim 1, wherein,
When the reference value of the inverter voltage is calculated, a sampling value delayed by one sampling period is used as the reference value of the current moment.
5. A dead-beat predictive control method as defined in claim 1, wherein,
The output end of the inverter is provided with an output LC filter consisting of an output inductor and an output capacitor.
6. A dead-beat predictive control method as defined in claim 2, wherein,
In each bridge arm of the inverter, a collector electrode of a first switching device is connected with a positive electrode of a direct-current voltage bus and a positive electrode of an upper capacitor, and an emitter electrode of the first switching device is connected with a collector electrode of a third switching device and a collector electrode of a fourth switching device; the emitter of the second switching device is connected with the emitter of the third switching device, and the collector of the second switching device is connected with the negative electrode of the upper capacitor and the positive electrode of the lower capacitor; and an emitter of the fourth switching device is connected with a negative electrode of the lower capacitor and a negative electrode of the direct-current voltage bus.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410560567.8A CN118174582B (en) | 2024-05-08 | 2024-05-08 | Deadbeat predictive control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410560567.8A CN118174582B (en) | 2024-05-08 | 2024-05-08 | Deadbeat predictive control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN118174582A CN118174582A (en) | 2024-06-11 |
| CN118174582B true CN118174582B (en) | 2024-07-16 |
Family
ID=91350692
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202410560567.8A Active CN118174582B (en) | 2024-05-08 | 2024-05-08 | Deadbeat predictive control method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN118174582B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103595280A (en) * | 2013-11-18 | 2014-02-19 | 河南师范大学 | Deadbeat control method of solar power generating system inverter under condition of voltage unbalance |
| CN114157164A (en) * | 2021-12-07 | 2022-03-08 | 山东大学 | High-frequency efficient power conversion direct power rapid and accurate control method and system |
-
2024
- 2024-05-08 CN CN202410560567.8A patent/CN118174582B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103595280A (en) * | 2013-11-18 | 2014-02-19 | 河南师范大学 | Deadbeat control method of solar power generating system inverter under condition of voltage unbalance |
| CN114157164A (en) * | 2021-12-07 | 2022-03-08 | 山东大学 | High-frequency efficient power conversion direct power rapid and accurate control method and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN118174582A (en) | 2024-06-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6710810B2 (en) | Three-phase converter and three-phase converter control method | |
| CN104953875B (en) | A kind of repetition sliding-mode control of off-network inverter | |
| CN107681915A (en) | Based on the multi-electrical level inverter combination method and device for determining frequency finite aggregate model prediction | |
| CN107546994B (en) | Multi-level inverter grid-connected system and method | |
| CN111740635A (en) | Double-loop control method of single-phase LC inverter | |
| CN107482630B (en) | Hybrid modulation strategy for improving MMC-UPFC series side compensation voltage electric energy quality | |
| CN111740614A (en) | Y-source two-stage matrix converter analysis method based on state space average model | |
| CN113612398B (en) | Nonlinear control method and system for high-frequency chain matrix converter under power grid distortion working condition | |
| CN111262460B (en) | Five-level rectifier sliding mode PIR control method based on coupling inductor | |
| CN109962480B (en) | Control system, method and application of static var generator without phase-locked loop | |
| CN118174582B (en) | Deadbeat predictive control method | |
| CN114710055B (en) | Two-parallel power converter model prediction control method based on finite set single vector | |
| CN113964837B (en) | Composite control method and system suitable for LCL type parallel active power filter | |
| CN112332689B (en) | Modulation method of neutral point clamped three-level converter based on geometric transformation | |
| CN112467776B (en) | Current source type converter system, control method and space vector modulation method | |
| Chinnari et al. | Implementation of hysteresis voltage control for different inverter topologies | |
| CN113922687A (en) | Cascaded multi-level conversion device, control method and controller thereof | |
| CN102694385A (en) | Phase current balancing and amplitude-limiting method for asymmetrical compensation of line current of distribution static compensator (D-STATCOM) | |
| Lin et al. | Implementation of a three-phase high-power-factor rectifier with NPC topology | |
| CN104836465B (en) | LC serial-type three-phase PWM rectifier current iterative learning control method | |
| CN114256874B (en) | Prediction control method for T-type inverter rapid finite set model | |
| CN118041105B (en) | Hybrid clamp four-level NPC inverter and capacitance voltage balancing method thereof | |
| CN115459553B (en) | Midpoint potential spwm control method for t-type three-level pwm rectifier | |
| CN116073690B (en) | MMC energy storage system mixed modulation method | |
| CN113541522B (en) | Control method for realizing four-quadrant operation full-range soft switching of three-phase inverter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |