CN117950706A - ZYNQ platform on-line uploading and downloading system - Google Patents
ZYNQ platform on-line uploading and downloading system Download PDFInfo
- Publication number
- CN117950706A CN117950706A CN202311800985.1A CN202311800985A CN117950706A CN 117950706 A CN117950706 A CN 117950706A CN 202311800985 A CN202311800985 A CN 202311800985A CN 117950706 A CN117950706 A CN 117950706A
- Authority
- CN
- China
- Prior art keywords
- module
- unit
- zynq
- flash
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004891 communication Methods 0.000 claims abstract description 36
- 239000013078 crystal Substances 0.000 claims abstract description 6
- 238000012544 monitoring process Methods 0.000 claims description 17
- 238000005516 engineering process Methods 0.000 abstract description 6
- 238000013461 design Methods 0.000 abstract description 5
- 238000010586 diagram Methods 0.000 description 7
- 230000006870 function Effects 0.000 description 2
- 238000004590 computer program Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Landscapes
- Stored Programmes (AREA)
Abstract
The invention relates to the technical field of weapon systems, in particular to a ZYNQ platform on-line uploading and downloading system, which comprises the following components: a ZYNQ processor; the first FLASH module is connected with the ZYNQ processor in a first communication mode; the crystal oscillator module is in second communication connection with the ZYNQ processor; the JTAG module is in third communication connection with the ZYNQ processor; and the DDR module is in fourth communication connection with the ZYNQ processor. Thus, the problems that the traditional missile-borne computer or the missile-borne system is complex in design and the uploading technology is difficult to realize are solved.
Description
Technical Field
The invention relates to the technical field of weapon systems, in particular to an online uploading and downloading system of a ZYNQ platform.
Background
The existing missile-borne computer or missile-borne system is required to realize software maintenance and update of the missile-borne software through the RS422 serial interface under the condition of not disassembling products. However, most of the traditional missile-borne computers or missile-borne systems adopt architectures such as DSP+FPGA, and the difficulties of complex system design, difficult realization of uploading technology and the like are brought.
The missile-borne computer and the system-on-missile based on the ZYNQ platform have the advantages which are difficult to compare with the traditional system-on-missile, wherein the advantages are embodied in integration level, system complexity and the like. Correspondingly, in the system product program uploading technology, the ZYNQ platform program uploading technology solves the difficulty that the ZYNQ platform-based on-bullet system needs to be maintained and updated at any time.
Disclosure of Invention
The invention provides an on-line uploading and downloading system of a ZYNQ platform, which aims to solve the problems that the traditional missile-borne computer or a missile-borne system is complex in design and difficult to realize an uploading technology.
In a first aspect, the present invention provides an online uploading and downloading system of a ZYNQ platform, including:
A ZYNQ processor;
the first FLASH module is connected with the ZYNQ processor in a first communication mode;
The crystal oscillator module is in second communication connection with the ZYNQ processor;
the JTAG module is in third communication connection with the ZYNQ processor;
and the DDR module is in fourth communication connection with the ZYNQ processor.
In some embodiments, the first FLASH module includes a first mirroring unit, a second mirroring unit, and a third mirroring unit.
In some embodiments, the first mirroring unit includes an FSBL unit, a first monitoring unit, and a first interface IP unit.
In some embodiments, the ZYNQ processor includes a PS module and a PL module;
The PS module is in fifth communication connection with the FSBL unit, and is in sixth communication connection with the first monitoring unit;
The PL module is communicatively coupled to the first interface IP unit seventh.
In some embodiments, the PL module comprises a second interface IP unit;
the PS module comprises a first CPU unit and a second CPU unit;
the first CPU unit is in eighth communication connection with the second interface IP unit;
the second interface IP unit is connected to the first interface IP unit by a ninth communication.
In some embodiments, the communication connection of the first interface IP unit and the second interface IP unit is performed in accordance with an RS422 communication protocol.
In some embodiments, the DDR module includes a first monitor module communicatively coupled to the first CPU unit.
In some embodiments, the first monitoring module includes a system initialization module, a program jump module, a first FLASH driver module, a program upload module, and a program download module.
In some embodiments, the first FLASH driving module includes a FLASH initialization module, a FLASH erasing module, a FLASH writing module, and a FLASH reading module.
In some embodiments, the first mirroring unit is communicatively coupled to the first FLASH drive module eleventh via a JTAG module.
In order to solve the problems that the traditional missile-borne computer or the missile-borne system is complex in design and difficult to realize the uploading technology, the invention has the following advantages:
When the product is required to be updated, the product is not required to be disassembled, the monitoring program is programmed and cured once through the JTAG interface when the product leaves the factory, and the program to be maintained and updated can be uploaded to the on-board system through the on-board RS422 interface only by using the upper computer when the software is updated later, so that the product is not easily influenced by a compiling environment, a simulator and the like, the workload of updating and maintaining the product program is reduced, and the working efficiency is improved.
Drawings
FIG. 1 illustrates a functional block diagram of a miniature black box on bullet system of one embodiment;
FIG. 2 illustrates a software component block diagram of one embodiment;
FIG. 3 illustrates a first mirror module operational block diagram of one embodiment;
FIG. 4 illustrates a second interface IP unit block diagram of one embodiment;
FIG. 5 illustrates a first mirror unit execution block diagram of one embodiment;
fig. 6 shows a bottom software composition block diagram of a first monitoring module of an embodiment.
Detailed Description
The disclosure will now be discussed with reference to several exemplary embodiments. It should be understood that these embodiments are discussed only to enable those of ordinary skill in the art to better understand and thus practice the present disclosure, and are not meant to imply any limitation on the scope of the present disclosure.
As used herein, the term "comprising" and variants thereof are to be interpreted as meaning "including but not limited to" open-ended terms. The term "based on" is to be interpreted as "based at least in part on". The terms "one embodiment" and "an embodiment" are to be interpreted as "at least one embodiment. The term "another embodiment" is to be interpreted as "at least one other embodiment".
The embodiment discloses a ZYNQ platform online uploading and downloading system, as shown in fig. 1, which may include:
A ZYNQ processor;
The first FLASH module is connected with the ZYNQ processor in a first communication mode;
the crystal oscillator module is connected with the ZYNQ processor in a second communication mode;
the JTAG module is in third communication connection with the ZYNQ processor;
And the DDR module is in fourth communication connection with the ZYNQ processor.
In this embodiment, as shown in fig. 1, the ZYNQ platform on-line uploading and downloading system may include a ZYNQ processor, a first FLASH module, a crystal oscillator module, a JTAG module and a DDR module, where the first FLASH module is an external FLASH for storing data and programs, the ZYNQ processor may implement data interaction between an upper computer and the first FLASH module through RS422 serial port communication, and the crystal oscillator provides a basic clock signal for the system, and the JTAG interface is connected to a third communication of the ZYNQ processor and is used to burn and write the programs therein or perform program debugging, and in addition, the DDR is connected to the ZYNQ processor as a memory of the ZYNQ platform on-line uploading and downloading system.
In some embodiments, as shown in fig. 2, the first FLASH module includes a first mirroring unit, a second mirroring unit, and a third mirroring unit.
In this embodiment, the ZYNQ processor communicates with the upper computer program through the RS422 serial port, completes the uploading and downloading process according to the upper computer instruction and the corresponding handshake information, receives and writes the uploading data sent by the upper computer into the first FLASH module, such as the second mirror unit and the third mirror unit, and reads and sends the corresponding mirror data in the FLASH to the upper computer.
In some embodiments, as shown in fig. 3, the first mirroring unit includes an FSBL unit, a first monitoring unit, and a first interface IP unit.
Further, in this embodiment, the first mirroring unit may include: the FSBL unit, the first monitoring unit and the first interface IP unit are programmed into the first FLASH unit through a JTAG interface. The FSBL uses the SDK in VIVADO to select a program template for generation, is mainly responsible for initializing corresponding peripheral equipment after power-on, moves a first interface IP program to the PL part of ZYNQ, moves a first monitoring unit to a corresponding DDR address space, and the first monitoring unit is responsible for receiving commands and sending handshake signals with an upper computer to finish uploading and downloading programs of a second mirror image unit and a third mirror image unit; the first interface IP program is a constructed RS422 serial port program and is responsible for the communication between the first monitoring unit and the upper computer software.
In some embodiments, the ZYNQ processor includes a PS module and a PL module;
The PS module is in fifth communication connection with the FSBL unit, and is in sixth communication connection with the first monitoring unit;
the PL module is in seventh communication connection with the first interface IP unit.
In this embodiment, the ZYNQ may be approximately divided into two parts, i.e. an ARM and an FPGA, where PS is an SoC part of the ARM, is a processor system of the ZYNQ, and PL is programmable logic of the ZYNQ, and in addition, the monitoring software runs in the external DDR memory, and communicates with the host computer by loading the first interface IP unit of the PL part of the ZYNQ processor, so as to complete a corresponding program uploading and downloading flow.
In some embodiments, the PL module comprises a second interface IP unit;
The PS module comprises a first CPU unit and a second CPU unit;
The first CPU unit is in eighth communication connection with the second interface IP unit;
the second interface IP unit is communicatively coupled to the first interface IP unit.
In this embodiment, the second interface IP unit is loaded in the PL portion of the ZYNQ processor, IP design is performed based on the AXI-Lite protocol, and the main function realizes that the RS-422 serial port function constructs a 256-byte deep FIFO by Verilog programming, and provides a buffer for sending and receiving data, and the block diagram of the second interface IP unit is shown in fig. 4.
In some embodiments, the DDR module includes a first monitor module communicatively coupled to the first CPU unit.
Further, in this embodiment, the monitoring software runs in the external DDR memory, the FSBL runs in the on-chip memory, and the first CPU communicates with the second interface IP unit through the 32-bit AXI MASTER interface, and the execution flow thereof is shown in fig. 5.
In some embodiments, the first monitoring module includes a system initialization module, a program jump module, a first FLASH driver module, a program upload module, and a program download module.
In some embodiments, the first FLASH drive module includes a FLASH initialization module, a FLASH erase module, a FLASH write module, and a FLASH read module.
In this embodiment, as shown in fig. 6, the first monitoring module may include a system initialization module, a program jump module, a first FLASH driving module, a program uploading module and a program downloading module, where the system initialization module completes the initialization of computing parameters and variables; the program jump module jumps to the second mirror image unit and the third mirror image unit according to the received upper computer instruction; the FLASH driving unit completes initialization of FLASH, FLASH erasure, writing data into corresponding FLASH addresses and reading data from the corresponding FLASH addresses; the program uploading software calls the FLASH erasing module to complete the FLASH address space erasing operation corresponding to the second mirror image unit or the third mirror image unit according to the received upper computer instruction, and calls the FLASH writing module to write the received data into the corresponding address space; and the program downloading software calls the FLASH reading software to read the corresponding address space data according to the received upper computer instruction and sends the corresponding address space data to the upper computer software.
In some embodiments, the first mirror unit is communicatively coupled to the first FLASH drive module via a JTAG module. In this embodiment, the first mirror unit is programmed to the first FLASH module through the JTAG interface, where the first mirror unit includes an FSBL, a first monitor module, and a first interface IP, where the first monitor module operates in an external DDR memory, and communicates with the host computer by loading an interface IP program corresponding to the PL portion of the ZYNQ processor, and the FLASH driver module in the first monitor module is used to complete initialization, erasing, writing, and reading of the first FLASH module.
It will be understood by those of ordinary skill in the art that the foregoing embodiments are specific examples of implementing the disclosure, and that various changes in form and details may be made therein without departing from the spirit and scope of the disclosure.
Claims (10)
1. A ZYNQ platform online upload and download system, comprising:
A ZYNQ processor;
the first FLASH module is connected with the ZYNQ processor in a first communication mode;
The crystal oscillator module is in second communication connection with the ZYNQ processor;
the JTAG module is in third communication connection with the ZYNQ processor;
and the DDR module is in fourth communication connection with the ZYNQ processor.
2. The ZYNQ platform on-line upload and download system of claim 1 wherein,
The first FLASH module comprises a first mirror image unit, a second mirror image unit and a third mirror image unit.
3. The ZYNQ platform online download system of claim 2 wherein,
The first mirror image unit comprises an FSBL unit, a first monitoring unit and a first interface IP unit.
4. A ZYNQ platform on-line upload and download system according to claim 3 wherein,
The ZYNQ processor comprises a PS module and a PL module;
The PS module is in fifth communication connection with the FSBL unit, and is in sixth communication connection with the first monitoring unit;
The PL module is communicatively coupled to the first interface IP unit seventh.
5. The ZYNQ platform online uploading and downloading system of claim 4,
The PL module comprises a second interface IP unit;
the PS module comprises a first CPU unit and a second CPU unit;
the first CPU unit is in eighth communication connection with the second interface IP unit;
the second interface IP unit is connected to the first interface IP unit by a ninth communication.
6. The ZYNQ platform online uploading and downloading system as claimed in claim 5,
Communication connection of the first interface IP unit and the second interface IP unit is performed according to an RS422 communication protocol.
7. The ZYNQ platform online uploading and downloading system as claimed in claim 5,
The DDR module comprises a first monitoring module, and the first monitoring module is in tenth communication connection with the first CPU unit.
8. The ZYNQ platform online download system of claim 7 wherein,
The first monitoring module comprises a system initialization module, a program jump module, a first FLASH driving module, a program uploading module and a program downloading module.
9. The ZYNQ platform online download system of claim 8 wherein the first FLASH drive module comprises a FLASH initialization module, a FLASH erase module, a FLASH write module, and a FLASH read module.
10. The ZYNQ platform online download system according to claim 9, wherein the first mirroring unit is communicatively connected to the first FLASH driver module via a JTAG module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311800985.1A CN117950706A (en) | 2023-12-22 | 2023-12-22 | ZYNQ platform on-line uploading and downloading system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311800985.1A CN117950706A (en) | 2023-12-22 | 2023-12-22 | ZYNQ platform on-line uploading and downloading system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117950706A true CN117950706A (en) | 2024-04-30 |
Family
ID=90792801
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311800985.1A Pending CN117950706A (en) | 2023-12-22 | 2023-12-22 | ZYNQ platform on-line uploading and downloading system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117950706A (en) |
-
2023
- 2023-12-22 CN CN202311800985.1A patent/CN117950706A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102609286B (en) | A kind of FPGA configurator remote update system based on processor control and method thereof | |
| Hallinan | Embedded Linux primer: a practical real-world approach | |
| EP0911735B1 (en) | Microprocessor test system | |
| US20090198770A1 (en) | System and method of updating codes in controller | |
| Brown | Discovering the STM32 microcontroller | |
| CN101008898A (en) | Update and repair method of intellectualized equipment and system thereof | |
| US9836417B2 (en) | Bridge configuration in computing devices | |
| CN107977212A (en) | Support the high speed cd-rom recorder of multiple communication modes | |
| CN101599040A (en) | Multi-interface simulation programmer | |
| US6708289B1 (en) | Microcomputer, electronic equipment and debugging system | |
| CN110413298A (en) | The method that single-chip microcontroller serially upgrades and debugs is carried out based on Labwindows platform | |
| CN102520961A (en) | Off-chip online programmable SOC (system on a chip) and control method for same | |
| CN111679839B (en) | On-line programming method of MCU FLASH | |
| CN111026427A (en) | Remote online upgrading method for embedded system containing CPU and FPGA | |
| WO1996002034A1 (en) | Updating firmware | |
| CN117950706A (en) | ZYNQ platform on-line uploading and downloading system | |
| CN111104064B (en) | FLASH memory write protection processing method and device, computer equipment and medium | |
| CN114816273B (en) | Norflash-oriented adaptive optimal configuration method, device and medium | |
| CN102375749B (en) | Method for quickly downloading and updating firmware by using I2C (Inter-Integrated Circuit) bus | |
| CN115495136A (en) | BMC rapid online upgrading method based on domestic Feiteng platform | |
| JP2006059308A (en) | General-purposed and real-timed information processor | |
| CN217640186U (en) | TMS320F 28335-based IAP online upgrading module | |
| JP2008077176A (en) | Emulation system and emulation method | |
| US7028148B2 (en) | Program executing device and method for executing programs | |
| CN113238787B (en) | Ethernet-based DSP local online upgrading method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination |