CN117792569A - HPLC/HRF forward error correction incremental decoding algorithm based on repetition coding - Google Patents
HPLC/HRF forward error correction incremental decoding algorithm based on repetition coding Download PDFInfo
- Publication number
- CN117792569A CN117792569A CN202311649236.3A CN202311649236A CN117792569A CN 117792569 A CN117792569 A CN 117792569A CN 202311649236 A CN202311649236 A CN 202311649236A CN 117792569 A CN117792569 A CN 117792569A
- Authority
- CN
- China
- Prior art keywords
- error correction
- forward error
- bit
- llr
- decoding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012937 correction Methods 0.000 title claims abstract description 75
- 238000004128 high performance liquid chromatography Methods 0.000 title claims abstract description 23
- 238000013507 mapping Methods 0.000 claims abstract description 7
- 238000005215 recombination Methods 0.000 claims abstract description 7
- 230000006798 recombination Effects 0.000 claims abstract description 7
- 238000004364 calculation method Methods 0.000 claims description 3
- 239000000969 carrier Substances 0.000 claims description 3
- 230000008859 change Effects 0.000 claims description 3
- 238000012546 transfer Methods 0.000 claims description 3
- 230000007704 transition Effects 0.000 claims description 3
- 238000004891 communication Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000008521 reorganization Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
Landscapes
- Error Detection And Correction (AREA)
Abstract
The invention discloses an HPLC/HRF forward error correction incremental decoding algorithm based on repetition coding, which comprises the following steps: step one: initializing a forward error correction coding bit block { LLR (j) } to be 0, initializing N orthogonal frequency division multiplexing symbol serial numbers n=0 corresponding to the forward error correction coding block, and initializing the current recombination copy count number LLR_cnt (j) =0, j=0, 1, …, L-1, L of each bit of the forward error correction coding block to be the number of bits contained in the forward error correction coding bit block; step two: receiving raw bit likelihood log-ratio { RawLLR (log-likelihood ratio) contained in nth OFDM symbol n And (3) reorganizing and updating the { LLR (j) } according to the repeated coding mapping rule and formula, and updating the LLR_cnt (j). The invention can effectively improve the throughput rate of the FEC decoding of the system under the condition of almost not increasing the cost or reduce the decoding power consumption under the condition of keeping the same throughput rate; the invention can maintain the similar FEC decoding performance with the prior case of poor channel quality.
Description
Technical Field
The invention relates to the technical field of repetition coding, in particular to an HPLC/HRF forward error correction incremental decoding algorithm based on repetition coding.
Background
The repetition coding is a simple method for improving the communication reliability, has lower coding gain compared with the common forward error correction coding, but can flexibly configure the repetition number so as to meet the requirement of reliable communication under different channel conditions, and has the advantage of low decoding complexity. In practical systems, repetition coding often constitutes a serial concatenated code with forward error correction coding to achieve a balance between coding gain and implementation complexity. In broadband power line carrier communication, since the electrical characteristics and physical distribution of the power grid are not designed to be communication services, the channel quality of the power grid is greatly changed, and a plurality of broadband power line carrier communication protocols at present, including ITU G.hn, hom ePatugAV, IEEE-1901.1, national power grid dual-mode communication interconnection technical specifications and the like, all adopt the channel coding scheme of the repetition coding cascade forward error correction coding.
Repetition coding provides additional time diversity, and by splitting the bit Log-likelihood ratio (LLR) reorganization process, channel decoding can be started in advance, and if the channel coding adopts an iterative decoding scheme such as LD PC, turbo Code, etc., the repetition coding can gradually increase the height of the received bits in an incremental manner during iterative decoding. The decoding operation of FEC (Forw ard ErrorCorrection) may be initiated upon completion of the reception of the repetition coded portion. The final decoding result is similar to that the FEC decoding is started after waiting to collect all coded bits, but when the channel quality is higher, the FEC decoding is possibly finished in advance, so that the system power consumption is reduced, and for this purpose, we propose an HPLC/HRF forward error correction incremental decoding algorithm based on repetition coding.
Disclosure of Invention
This section is intended to outline some aspects of embodiments of the invention and to briefly introduce some preferred embodiments. Some simplifications or omissions may be made in this section as well as in the description summary and in the title of the application, to avoid obscuring the purpose of this section, the description summary and the title of the invention, which should not be used to limit the scope of the invention.
The present invention has been developed in view of the above-described problems with the existing repetition coding based HPLC/HRF forward error correction delta decoding algorithms.
Therefore, the invention aims to provide an HPLC/HRF forward error correction incremental decoding algorithm based on repetition coding, which can effectively improve the throughput rate of system FEC decoding under the condition of hardly increasing the cost or reduce the decoding power consumption under the condition of keeping the same throughput rate; the invention can maintain the similar FEC decoding performance with the prior case of poor channel quality.
In order to solve the technical problems, the invention provides the following technical scheme: an HPLC/HRF forward error correction delta decoding algorithm based on repetition coding, comprising the steps of:
step one: initializing a forward error correction coding bit block { LLR (j) } to be 0, initializing N orthogonal frequency division multiplexing symbol serial numbers n=0 corresponding to the forward error correction coding block, and initializing the current recombination copy count number LLR_cnt (j) =0, j=0, 1, …, L-1, L of each bit of the forward error correction coding block to be the number of bits contained in the forward error correction coding bit block;
step two: receiving raw bit likelihood log-ratio { RawLLR (log-likelihood ratio) contained in nth OFDM symbol n Reorganizing and updating { LLR (j) } and updating LLR_cnt (j) according to the repeated coding mapping rule and formula;
step three: if the forward error correction decoding is not started, executing the fourth step; otherwise, executing the step six;
step four: if LLR_cnt (j) > R for all j, R is a non-zero value, R is less than or equal toImmediately starting forward error correction decoding;
step five: if the forward error correction decoding is finished, executing the step eight, otherwise executing the step six;
step six: if N is less than N-1, N is the number of orthogonal frequency division multiplexing symbols corresponding to the forward error correction coding block, let n=n+1, and execute the second step; if n=n-1, executing the step seven;
step seven: if the forward error correction decoding is finished, executing the step eight; otherwise, executing the step seven, and waiting for the end of the forward error correction decoding;
step eight: outputting the decoding result of the current forward error correction coding block, executing the first step, and preparing the next forward error correction coding block.
As a preferred scheme of the repetition coding based HPLC/HRF forward error correction delta decoding algorithm of the present invention, wherein: the formula in the second step adopts a system frequency domain model as follows:
wherein,transmitting symbols for the frequency domain, < >>For the channel transfer function>As the frequency domain equivalent noise interference,for the frequency domain equalized transmit symbol estimation at the receiving end, <>N is the sequence number of OFDM symbol, k is the sequence number of sub-carrier; />Is->Bit likelihood log ratio corresponding to the ith bit carried on the bit, LLR (j) is log likelihood ratio corresponding to the jth bit of the forward error correction coding block, f () is repetition coding recombination function, cj is forward error correction coding blockAn orthogonal frequency division multiplexing symbol sequence number n corresponding to the jth bit, a subcarrier sequence number k, and a set of ith mapping bits on the corresponding subcarrier.
As a preferred scheme of the repetition coding based HPLC/HRF forward error correction delta decoding algorithm of the present invention, wherein: the f () is implemented by a maximum combination ratio algorithm weighted by channel state information:
where Rj is the number of repetitions of the j-th bit in the forward error correction coded block,is normalized channel state information of k sub-carriers corresponding to the nth OFDM symbol, when the CSI does not change greatly with timeI.e. < ->Substituting the real-time CSI of each ofdm symbol with an initial estimate at the beginning of the system frame, equation (1) is rewritten in iterative form:
wherein: n, k, i e C j M= {0,1,2, …, rj }, where m is the repetition order of the j-th bit in the fec block, m is initialized to 0, and values 1,2, …, rj are sequentially taken; it is apparent that when m=0, LLR (j, 0) =0.
As a preferred scheme of the repetition coding based HPLC/HRF forward error correction delta decoding algorithm of the present invention, wherein: for iterative decoding algorithms, the original input bit LLR is read again at the beginning of each iteration, i.e., the bit soft decision reassembly module has the opportunity to update all or part of the LLR before each iteration begins.
As a preferred scheme of the repetition coding based HPLC/HRF forward error correction delta decoding algorithm of the present invention, wherein: the state transition probability calculation of each iteration is obtained by adding the corresponding input bit LLR and the external information output by the previous iteration or another sub-decoder.
As a preferred scheme of the repetition coding based HPLC/HRF forward error correction delta decoding algorithm of the present invention, wherein: the decoding end in the fifth step includes: the decoding is successful or the specified maximum number of iterations is reached.
The invention has the beneficial effects that: the invention can effectively improve the throughput rate of the FEC decoding of the system under the condition of almost not increasing the cost or reduce the decoding power consumption under the condition of keeping the same throughput rate; the invention can maintain the similar FEC decoding performance with the prior case of poor channel quality.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings that are needed in the description of the embodiments will be briefly described below, it being obvious that the drawings in the following description are only some embodiments of the present invention, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art. Wherein:
FIG. 1 is a schematic diagram of the overall structure of the HPLC/HRF forward error correction delta decoding algorithm based on repetition coding of the present invention.
Fig. 2 is a block diagram of the preamble symbol structure of the repetition coding based HPLC/HRF forward error correction delta decoding algorithm of the present invention.
Fig. 3 is a block diagram of a decoding process of the HPLC/HRF forward error correction delta decoding algorithm based on repetition coding according to the present invention.
Detailed Description
In order that the above-recited objects, features and advantages of the present invention will become more readily apparent, a more particular description of the invention will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings.
In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention, but the present invention may be practiced in other ways other than those described herein, and persons skilled in the art will readily appreciate that the present invention is not limited to the specific embodiments disclosed below.
Further, reference herein to "one embodiment" or "an embodiment" means that a particular feature, structure, or characteristic can be included in at least one implementation of the invention. The appearances of the phrase "in one embodiment" in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments.
Further, in describing the embodiments of the present invention in detail, the cross-sectional view of the device structure is not partially enlarged to a general scale for convenience of description, and the schematic is only an example, which should not limit the scope of protection of the present invention. In addition, the three-dimensional dimensions of length, width and depth should be included in actual fabrication.
Referring to fig. 1-3, there is provided a repetition coding based HPLC/HRF forward error correction delta decoding algorithm comprising the steps of:
step one: initializing a forward error correction coding bit block { LLR (j) } to be 0, initializing N orthogonal frequency division multiplexing symbol serial numbers n=0 corresponding to the forward error correction coding block, and initializing the current recombination copy count number LLR_cnt (j) =0, j=0, 1, …, L-1, L of each bit of the forward error correction coding block to be the number of bits contained in the forward error correction coding bit block;
step two: receiving raw bit likelihood log-ratio { RawLLR (log-likelihood ratio) contained in nth OFDM symbol n Reorganizing and updating { LLR (j) } and updating LLR_cnt (j) according to the repeated coding mapping rule and formula;
step three: if the forward error correction decoding is not started, executing the fourth step; otherwise, executing the step six;
step four: if LLR_cnt (j) > R for all j, R is a non-zero value, R is less than or equal toImmediately begin forward error correction decoding；
Step five: if the forward error correction decoding is finished, executing the step eight, otherwise executing the step six;
step six: if N is less than N-1, N is the number of orthogonal frequency division multiplexing symbols corresponding to the forward error correction coding block, let n=n+1, and execute the second step; if n=n-1, executing the step seven;
step seven: if the forward error correction decoding is finished, executing the step eight; otherwise, executing the step seven, and waiting for the end of the forward error correction decoding;
step eight: outputting the decoding result of the current forward error correction coding block, executing the first step, and preparing the next forward error correction coding block.
The formula in the second step adopts a system frequency domain model as follows:
wherein,transmitting symbols for the frequency domain, < >>For the channel transfer function>As the frequency domain equivalent noise interference,for the frequency domain equalized transmit symbol estimation at the receiving end, <>Channel delivery for receiver estimationA function, n is the sequence number of the OFDM symbol, and k is the sequence number of the subcarrier; />Is->The bit likelihood log ratio corresponding to the ith bit carried on the carrier is LLR (j) which is the log likelihood ratio corresponding to the jth bit of the forward error correction coding block, f () is a repetition coding recombination function, and Cj is the orthogonal frequency division multiplexing symbol sequence number n, subcarrier sequence number k corresponding to the jth bit of the forward error correction coding block and the set of the ith mapping bit on the corresponding subcarrier.
Wherein: the f () is implemented by a maximum combination ratio algorithm weighted by channel state information:
where Rj is the number of repetitions of the j-th bit in the forward error correction coded block,is normalized channel state information of k sub-carriers corresponding to the nth OFDM symbol, when the CSI does not change greatly with timeI.e. < ->Substituting the real-time CSI of each ofdm symbol with an initial estimate at the beginning of the system frame, equation (1) is rewritten in iterative form:
wherein: n, k, i e C j M= {0,1,2, …, rj }, where m is the repetition order of the j-th bit in the fec block, m is initialized to 0, and values 1,2, …, rj are sequentially taken; it is apparent that when m=0, LLR (j, 0) =0.
Specifically, for the iterative decoding algorithm, the original input bit LLR is read again at the beginning of each iteration, that is, before each iteration begins, the bit soft decision reorganization module has an opportunity to update all or part of the LLR, and the state transition probability calculation of each iteration is obtained by adding the corresponding input bit LLR and the external information output by the previous iteration or another sub-decoder.
The decoding in the fifth step includes: the decoding is successful or the specified maximum number of iterations is reached.
For the situation of higher channel quality, the invention can effectively improve the throughput rate of FEC decoding of the system under the condition of almost not increasing the cost or reduce the decoding power consumption under the condition of keeping the same throughput rate; the invention can maintain the similar FEC decoding performance with the prior case of poor channel quality.
It should be noted that the above embodiments are only for illustrating the technical solution of the present invention and not for limiting the same, and although the present invention has been described in detail with reference to the preferred embodiments, it should be understood by those skilled in the art that the technical solution of the present invention may be modified or substituted without departing from the spirit and scope of the technical solution of the present invention, which is intended to be covered in the scope of the claims of the present invention.
Claims (6)
1. An HPLC/HRF forward error correction delta decoding algorithm based on repetition coding, comprising the steps of:
step one: initializing a forward error correction coding bit block { LLR (j) } to be 0, initializing N orthogonal frequency division multiplexing symbol serial numbers n=0 corresponding to the forward error correction coding block, and initializing the current recombination copy count number LLR_cnt (j) =0, j=0, 1, …, L-1, L of each bit of the forward error correction coding block to be the number of bits contained in the forward error correction coding bit block;
step two: receiving raw bit likelihood log-ratio { RawLLR (log-likelihood ratio) contained in nth OFDM symbol n Reorganizing and updating { LLR (j) } and updating LLR_cnt (j) according to the repeated coding mapping rule and formula;
step three: if the forward error correction decoding is not started, executing the fourth step; otherwise, executing the step six;
step four: if LLR_cnt (j) > R for all j, R is a non-zero value, R is less than or equal toImmediately starting forward error correction decoding;
step five: if the forward error correction decoding is finished, executing the step eight, otherwise executing the step six;
step six: if N is less than N-1, N is the number of orthogonal frequency division multiplexing symbols corresponding to the forward error correction coding block, let n=n+1, and execute the second step; if n=n-1, executing the step seven;
step seven: if the forward error correction decoding is finished, executing the step eight; otherwise, executing the step seven, and waiting for the end of the forward error correction decoding;
step eight: outputting the decoding result of the current forward error correction coding block, executing the first step, and preparing the next forward error correction coding block.
2. The repetition coded HPLC/HRF forward error correction delta decoding algorithm of claim 1, wherein: the formula in the second step adopts a system frequency domain model as follows:
wherein,transmitting symbols for the frequency domain, < >>For the channel transfer function>Is frequency domain equivalent noise interference->For the frequency domain equalized transmit symbol estimation at the receiving end, <>N is the sequence number of OFDM symbol, k is the sequence number of sub-carrier; />Is->The bit likelihood log ratio corresponding to the ith bit carried on the carrier is LLR (j) which is the log likelihood ratio corresponding to the jth bit of the forward error correction coding block, f () is a repetition coding recombination function, and Cj is the orthogonal frequency division multiplexing symbol sequence number n, subcarrier sequence number k corresponding to the jth bit of the forward error correction coding block and the set of the ith mapping bit on the corresponding subcarrier.
3. The repetition coded HPLC/HRF forward error correction delta decoding algorithm of claim 2, wherein: the f () is implemented by a maximum combination ratio algorithm weighted by channel state information:
where Rj is the number of repetitions of the j-th bit in the forward error correction coded block,is normalized channel state information of k sub-carriers corresponding to the nth OFDM symbol, when the CSI does not change greatly with time>I.e. < ->Substituting the real-time CSI of each ofdm symbol with an initial estimate at the beginning of the system frame, equation (1) is rewritten in iterative form:
wherein: n, k, i e C j M= {0,1,2, …, rj }, where m is the repetition order of the j-th bit in the fec block, m is initialized to 0, and values 1,2, …, rj are sequentially taken; it is apparent that when m=0, LLR (j, 0) =0.
4. A repetition coded HPLC/HRF forward error correction delta decoding algorithm as claimed in claim 3, wherein: for iterative decoding algorithms, the original input bit LLR is read again at the beginning of each iteration, i.e., the bit soft decision reassembly module has the opportunity to update all or part of the LLR before each iteration begins.
5. The repetition coded HPLC/HRF forward error correction delta decoding algorithm based on claim 4, wherein: the state transition probability calculation of each iteration is obtained by adding the corresponding input bit LLR and the external information output by the previous iteration or another sub-decoder.
6. The repetition coded HPLC/HRF forward error correction delta decoding algorithm of claim 1, wherein: the decoding end in the fifth step includes: the decoding is successful or the specified maximum number of iterations is reached.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311649236.3A CN117792569A (en) | 2023-12-05 | 2023-12-05 | HPLC/HRF forward error correction incremental decoding algorithm based on repetition coding |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311649236.3A CN117792569A (en) | 2023-12-05 | 2023-12-05 | HPLC/HRF forward error correction incremental decoding algorithm based on repetition coding |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117792569A true CN117792569A (en) | 2024-03-29 |
Family
ID=90393416
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311649236.3A Pending CN117792569A (en) | 2023-12-05 | 2023-12-05 | HPLC/HRF forward error correction incremental decoding algorithm based on repetition coding |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117792569A (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20140119208A1 (en) * | 2012-10-29 | 2014-05-01 | Microsoft Corporation | Sub-Channel Detection for Wireless Data Communication |
| CN105187337A (en) * | 2015-08-06 | 2015-12-23 | 青岛东软载波科技股份有限公司 | OFDM decision-aided channel estimation algorithm based on repetition coding |
| US20180270018A1 (en) * | 2017-03-16 | 2018-09-20 | Integrated Silicon Solution, (Cayman) Inc. | Repetition scheme for flexible bandwidth utilization |
-
2023
- 2023-12-05 CN CN202311649236.3A patent/CN117792569A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20140119208A1 (en) * | 2012-10-29 | 2014-05-01 | Microsoft Corporation | Sub-Channel Detection for Wireless Data Communication |
| CN105187337A (en) * | 2015-08-06 | 2015-12-23 | 青岛东软载波科技股份有限公司 | OFDM decision-aided channel estimation algorithm based on repetition coding |
| US20180270018A1 (en) * | 2017-03-16 | 2018-09-20 | Integrated Silicon Solution, (Cayman) Inc. | Repetition scheme for flexible bandwidth utilization |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1959600B1 (en) | Iterative detection and decoding in a MIMO communication system | |
| EP1004182B1 (en) | Communications systems and methods employing parallel coding without interleaving | |
| EP2099135B1 (en) | Apparatus and method for channel encoding and decoding in communication system using low-density parity-check codes | |
| US7581159B2 (en) | Simplified decoding using structured and punctured LDPC codes | |
| CN109981223B (en) | FRFT-based multi-carrier FTN (fiber to the Home) sending/receiving method and related equipment | |
| US8301983B2 (en) | Modified turbo-decoding message-passing algorithm for low-density parity check codes | |
| CN109660265B (en) | Self-adaptive dual-binary Turbo code encoding and decoding method based on DVB-RCS standard | |
| KR20010108266A (en) | Communication device and communication method | |
| CN108063623B (en) | Serial elimination decoding method of Polar code for reducing complexity | |
| CN116506074B (en) | Combined source channel coding method and system based on block fading channel | |
| US20040017857A1 (en) | Transmitter, receiver, methods, program and signal adapted to modulations having a large number of states | |
| CN117792569A (en) | HPLC/HRF forward error correction incremental decoding algorithm based on repetition coding | |
| US7249307B2 (en) | Flexible rate and punctured zigzag codes | |
| CN1574651A (en) | Turbo decoder and dynamic decoding method used for same | |
| JP4224370B2 (en) | Input control apparatus and input control method | |
| CN113660064B (en) | Multi-data packet-based joint two-dimensional interleaving coding method suitable for power line communication system | |
| CN113381954B (en) | Frequency domain equalization method based on generalized approximate message transmission | |
| US6671327B1 (en) | Turbo trellis-coded modulation | |
| CN101150377A (en) | Bit mapping scheme of 32APSK system for low-density checksum coding | |
| EP3949184B1 (en) | Short block length distribution matching algorithm | |
| CN113572577B (en) | Novel method and system for shortening polarization code | |
| McCloud | Coded block OFDM for the frequency selective fading channel | |
| WO2008034288A1 (en) | Bit mapping scheme for an ldpc coded 16apsk system | |
| CN117879766A (en) | Novel physical layer design scheme based on Turbo-FSK-QPSK technology | |
| CN116633483A (en) | Regular variable node degree fountain coding method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |