CN117640317A - Full-integrated carrier phase recovery circuit, reverse antenna array system and method - Google Patents
Full-integrated carrier phase recovery circuit, reverse antenna array system and method Download PDFInfo
- Publication number
- CN117640317A CN117640317A CN202311550155.8A CN202311550155A CN117640317A CN 117640317 A CN117640317 A CN 117640317A CN 202311550155 A CN202311550155 A CN 202311550155A CN 117640317 A CN117640317 A CN 117640317A
- Authority
- CN
- China
- Prior art keywords
- signal
- transistor
- phase
- recovery circuit
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000011084 recovery Methods 0.000 title claims abstract description 61
- 230000002441 reversible effect Effects 0.000 title claims abstract description 24
- 238000000034 method Methods 0.000 title claims abstract description 17
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims abstract description 10
- 238000001914 filtration Methods 0.000 claims description 6
- 230000005540 biological transmission Effects 0.000 claims description 4
- 238000012545 processing Methods 0.000 claims description 4
- 238000000605 extraction Methods 0.000 claims description 2
- 230000002401 inhibitory effect Effects 0.000 claims description 2
- 238000004891 communication Methods 0.000 abstract description 6
- 230000010354 integration Effects 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 9
- 238000001228 spectrum Methods 0.000 description 3
- 238000012937 correction Methods 0.000 description 2
- 239000000284 extract Substances 0.000 description 2
- 101100533510 Schizosaccharomyces pombe (strain 972 / ATCC 24843) sif3 gene Proteins 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/0014—Carrier regulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/26—Systems using multi-frequency codes
- H04L27/2601—Multicarrier modulation systems
- H04L27/2626—Arrangements specific to the transmitter only
- H04L27/2627—Modulators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/0014—Carrier regulation
- H04L2027/0024—Carrier regulation at the receiver end
- H04L2027/0026—Correction of carrier offset
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/0014—Carrier regulation
- H04L2027/0044—Control loops for carrier regulation
- H04L2027/0053—Closed loops
- H04L2027/0061—Closed loops remodulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
The invention discloses a full-integrated carrier phase recovery circuit, a reverse antenna array system and a method, wherein the full-integrated carrier phase recovery circuit comprises a mixer, a low-pass filter, a radio frequency amplifier, an analog phase discriminator, a loop filter and a voltage-controlled oscillator; the invention is used for carrier phase recovery of data signals in the reverse antenna array, so that the reverse antenna array can be applied to information communication scenes of full duplex high-order phase modulation, the circuit can work in two modes, is respectively used for carrier phase recovery and reference signal generation, is suitable for carrier phase recovery of high-order phase modulation signals, and has the characteristics of high integration level and wide dynamic range.
Description
Technical Field
The invention belongs to the technical field of integrated circuits, and particularly relates to a full-integrated carrier phase recovery circuit, a reverse antenna array system and a method.
Background
The reverse antenna array can automatically direct the emitting wave beam of the array to the incoming wave direction without knowing the angle of the incident wave in advance, realizes the automatic tracking of the incoming signal, and has the advantages of low cost, small size and quick automatic tracking. In order to enable the reverse antenna array to be applied to a modern communication system and be applicable to an information communication scene of full-duplex high-order phase modulation, a carrier phase recovery circuit is adopted to separate spatial phase information and data phase information in a received modulated signal, the spatial phase information is extracted for retransmission, and the data phase information is extracted for signal demodulation.
Phase locked loops can track low power signals and produce stable high power, low noise carrier signals and are therefore widely used in carrier phase recovery circuits. However, for higher-order phase modulated signals that do not include a carrier component, it is difficult for conventional phase-locked loop structures to directly extract their carrier phase, and currently, methods of non-linearly transforming a received modulated signal are generally used to extract a carrier signal, such as a square-loop method and a costas-loop method. However, the carrier phase recovered by the method is random, and may be in phase or opposite to the carrier of the received signal, i.e. the problem of "phase ambiguity", and is difficult to be directly applied to the reverse antenna array.
At present, a learner proposes to add a pilot signal into a high-order phase modulation signal, and track the pilot signal through a phase-locked loop to realize carrier phase recovery of the modulated signal, but the problem of spectrum resource waste is unavoidable. In addition, there are documents that use algorithms to correct the phase ambiguity problem, however, this approach greatly increases the complexity of the system and makes it difficult to achieve full integration on chip. In addition, based on the square-loop method, there are proposals to perform cross multiplication processing on the phase modulation signal, and eliminate baseband information to recover carrier phase information.
Disclosure of Invention
The invention aims to: in order to solve the problems that the existing carrier phase recovery circuit is not suitable for the information communication scene of the high-order phase modulation signal and the dynamic range is low, the invention provides a fully-integrated carrier phase recovery circuit, a reverse antenna array system and a method, and the need of extra pilot signals and algorithm correction is avoided, so that the frequency spectrum resource is saved and the integration level of the circuit is improved.
The technical scheme is as follows: a fully integrated carrier phase recovery circuit comprising: mixer, low pass filter, radio frequency amplifier, analog phase discriminator, loop filter and voltage controlled oscillator;
the mixer is respectively coupled with the low-pass filter and the voltage-controlled oscillator, and is used for carrying out mixing operation on a first input signal input into the full-integrated carrier phase recovery circuit and a feedback carrier signal generated by the voltage-controlled oscillator, and outputting a first intermediate frequency signal to the low-pass filter;
the low-pass filter is coupled with the radio frequency amplifier and is used for inhibiting high-frequency components and noise signals in the first intermediate frequency signal and outputting a second intermediate frequency signal to the radio frequency amplifier;
the radio frequency amplifier is coupled with the analog phase discriminator and is used for amplifying the voltage of the second intermediate frequency signal and outputting a third intermediate frequency signal to the analog phase discriminator;
the analog phase discriminator is coupled with the loop filter and is used for comparing the phases of the input reference signal and the third intermediate frequency signal, converting the phase difference of the input reference signal and the third intermediate frequency signal into a first electric signal and outputting the first electric signal to the loop filter;
the loop filter is coupled with the voltage-controlled oscillator and is used for filtering the first electric signal and outputting the second electric signal to the voltage-controlled oscillator;
the voltage-controlled oscillator is used for generating a feedback carrier signal with corresponding frequency under the control of the second electric signal and outputting the feedback carrier signal to the mixer.
Further, the first input signal is a phase modulated signal, including data phase information and spatial phase information.
Further, the input reference signal is generated by another fully integrated carrier phase recovery circuit operating in a reference signal generation mode; the reference signal generation mode is characterized in that a voltage-controlled oscillator of the reference signal generation mode is controlled by external fixed direct current voltage to generate a fixed carrier signal, a second input signal is mixed with the fixed carrier signal through a mixer, and the second input signal is filtered through a low-pass filter and amplified through a radio frequency amplifier to generate an input reference signal.
Further, the second input signal is a phase modulated signal having the same data phase information as the first input signal and having different spatial phase information than the first input signal.
Further, the comparing the phases of the input reference signal and the third intermediate frequency signal specifically includes phase-discriminating the input reference signal and the third intermediate frequency signal by using multiplication characteristics of the analog phase discriminator.
Further, the analog phase detector is a gilbert double balanced mixer structure.
Further, the gilbert double balanced mixer structure comprises a transconductance stage, a switching stage and a load stage;
the transconductance stage consists of a first transistor and a second transistor, the sources of the first transistor and the second transistor are connected with the ground, the grid electrode of the first transistor is the non-inverting input end of the differential type third intermediate frequency signal, and the grid electrode of the second transistor is the inverting input end of the differential type third intermediate frequency signal;
the switching stage consists of a third transistor, a fourth transistor, a fifth transistor and a sixth transistor, wherein the sources of the third transistor and the fourth transistor are connected with the drain electrode of the first transistor, the sources of the fifth transistor and the sixth transistor are connected with the drain electrode of the second transistor, the grid electrodes of the third transistor and the sixth transistor are non-inverting input ends of input reference signals in a differential mode, and the grid electrodes of the fourth transistor and the fifth transistor are inverting input ends of input reference signals in a differential mode;
the load stage consists of a first resistor and a second resistor, one ends of the first resistor and the second resistor are connected with a power supply, the other ends of the first resistor are connected with drains of a third transistor and a fifth transistor, and the other ends of the second resistor are connected with drains of a fourth transistor and a sixth transistor.
The invention discloses a reverse antenna array system, which comprises an antenna, a radio frequency front end and a fully integrated carrier phase recovery circuit, wherein the antenna is connected with the radio frequency front end; the fully integrated carrier phase recovery circuit is used as an intermediate frequency signal processing module and is used for extracting the spatial phase information of the phase modulation signal input by the radio frequency front end, mixing the feedback carrier signal with the spatial phase information with a new transmission modulation signal and outputting the mixed feedback carrier signal to the radio frequency front end for transmission, so that the automatic tracking of the reverse antenna array system is realized.
The invention discloses a method for separating spatial phase information and data phase information, which comprises the following steps:
constructing a fully integrated carrier phase recovery circuit; inputting the phase modulation signal into a fully integrated carrier phase recovery circuit;
after the loop of the fully integrated carrier phase recovery circuit is locked, a third intermediate frequency signal output by the radio frequency amplifier is obtained; demodulating the third intermediate frequency signal to obtain baseband data information, wherein the baseband data information comprises data phase information of the input phase modulation signal, and data phase extraction of the phase modulation signal is realized;
after the loop of the fully integrated carrier phase recovery circuit is locked, a feedback carrier signal output by the voltage-controlled oscillator is obtained, wherein the feedback carrier signal contains the spatial phase information of the input phase modulation signal, and carrier phase recovery of the phase modulation signal is realized.
The beneficial effects are that: compared with the prior art, the invention has the following advantages:
(1) The invention uses the analog phase discriminator to discriminate the phase of two phase modulation signals, which can be used for carrier phase recovery of high-order phase modulation signals, so that the reverse antenna array is applied to the information communication scene of full duplex high-order phase modulation;
(2) The full-integrated carrier phase recovery circuit provided by the invention can be multiplexed in a reference signal generation mode and a carrier phase recovery mode, and is respectively used for generating an input reference signal and recovering a carrier phase, so that the circuit area is effectively reduced, and the circuit cost is saved;
(3) The full-integrated carrier phase recovery circuit provided by the invention has the advantages that the carrier phase of the high-order phase modulation signal can be directly extracted without an additional pilot signal and an external correction module, so that the frequency spectrum resource is effectively saved, and the integration level of the circuit is improved;
(4) The analog phase discriminator provided by the invention can be used for phase discrimination of sine wave signals, and small-power signals are not required to be converted into square wave signals, so that the dynamic range of the system is effectively enlarged.
Drawings
FIG. 1 is a schematic diagram of a fully integrated carrier phase recovery circuit according to the present invention;
FIG. 2 is a schematic diagram of the application of the fully integrated carrier phase recovery circuit of the present invention in a reverse antenna array system;
FIG. 3 is a schematic diagram of an analog phase detector circuit of the present invention;
FIG. 4 is a schematic diagram of a fully integrated carrier phase recovery circuit operating in a reference signal generation mode in accordance with the present invention;
FIG. 5 is a schematic diagram of the frequency and phase of each signal during operation of the fully integrated carrier phase recovery circuit of the present invention;
FIG. 6 is a schematic diagram of a first input signal and a second input signal according to the present invention;
fig. 7 is a schematic diagram of feedback carrier signals and fixed carrier signals according to the present invention.
Detailed Description
The technical scheme of the invention is further described with reference to the accompanying drawings and the embodiments.
Example 1:
as shown in fig. 1, the present embodiment discloses a fully integrated carrier phase recovery circuit comprising a mixer 1, a low pass filter 2, a radio frequency amplifier 3, an analog phase detector 4, a loop filter 5 and a voltage controlled oscillator 6.
Wherein the mixer 1 is coupled to the low-pass filter 2 and the voltage-controlled oscillator 6, respectively, for inputting a first input signal S of the fully integrated carrier phase recovery circuit based on the inverted antenna array DATA1 And a feedback carrier signal S generated by a voltage-controlled oscillator 6 VCO1 Performs a mixing operation and outputs a first intermediate frequency signal S IF1 To the low pass filter 2.
Wherein the low pass filter 2 is coupled to the RF amplifier 3 for suppressing the first IF signal S IF1 High frequency component and noise signal, and outputs a second intermediate frequency signal S IF2 To the radio frequency amplifier 3.
Wherein the radio frequency amplifier 3 is coupled to the analog phase detector 4 for amplifying the second intermediate frequency signal S IF2 And output the voltage ofThird intermediate frequency signal S IF3 To an analog phase detector 4.
Wherein an analog phase detector 4 is coupled to the loop filter 5 for comparing the input reference signal S REF And a third intermediate frequency signal S IF3 Converts the phase difference of the two into a first electric signal V 1 And outputs a first electric signal V 1 To the loop filter 5.
Wherein the loop filter 5 is coupled to a voltage controlled oscillator 6 for applying a first electrical signal V 1 Filtering and outputting a second electric signal V 2 To a voltage controlled oscillator.
Wherein, the voltage-controlled oscillator 6 is used for generating a second electric signal V 2 Generates a feedback carrier signal S of a corresponding frequency under control of VCO1 And output to the mixer 1.
Example 2:
the embodiment proposes a carrier phase recovery circuit applied to a reverse antenna array system based on embodiment 1, and fig. 2 shows an application schematic diagram of the fully-integrated carrier phase recovery circuit constructed in embodiment 1 in the reverse antenna array system, where the entire reverse antenna array system includes an antenna, a radio frequency front end, and the fully-integrated carrier phase recovery circuit. The fully integrated carrier phase recovery circuit is used as an intermediate frequency signal processing module of the reverse antenna array system and is used for extracting a first input signal S input by the radio frequency front end DATA1 And will feed back carrier signal S with spatial phase information VCO1 Mixing with a new transmitting modulation signal Modulated LO, outputting to a radio frequency front end for transmitting, and extracting space phase information to realize the automatic tracking function of the reverse antenna array. Furthermore, a third intermediate frequency signal S in a fully integrated carrier phase recovery circuit IF3 The data phase information of the receiving end is contained, and the data phase information is output to a demodulation circuit for demodulation, so that the baseband data information can be obtained. Therefore, the full-integrated carrier phase recovery circuit can separate the space phase information and the data phase information of the input high-order phase modulation signal, and the full-duplex information communication function of the reverse antenna array is realized.
The analog phase detector 4 employed in this embodiment will now be described with reference to fig. 3The structure is further described. As shown in fig. 3, the analog phase detector of the present embodiment is a gilbert double balanced mixer structure, and includes a transconductance stage, a switching stage, and a load stage. The transconductance stage is configured to convert a radio frequency voltage signal into a radio frequency current signal, and is composed of a first transistor M1 and a second transistor M2, sources of the first transistor M1 and the second transistor M2 are connected to ground, a gate of the first transistor M1 is a non-inverting input terminal ina+ of a differential form of a third intermediate frequency signal SIF3, and a gate of the second transistor M2 is an inverting input terminal INA-of the differential form of the third intermediate frequency signal SIF 3. The switching stage is composed of a third transistor M3, a fourth transistor M4, a fifth transistor M5 and a sixth transistor M6, wherein the sources of the third transistor M3 and the fourth transistor M4 are connected with the drain electrode of the first transistor M1, the sources of the fifth transistor M5 and the sixth transistor M6 are connected with the drain electrode of the second transistor M2, the gates of the third transistor M3 and the sixth transistor M6 are the non-inverting input end LOA+ of an input reference signal SREF in a differential form, and the gates of the fourth transistor M4 and the fifth transistor M5 are the input reference signal S in a differential form REF The switching stage is driven by the switching signal to conduct alternately through the transistor to switch and modulate the radio frequency current signal. The load stage is used for converting a current signal into a voltage signal and outputting the voltage signal, and consists of a first resistor R1 and a second resistor R2, one ends of the first resistor R1 and the second resistor R2 are connected with a power supply, the other ends of the first resistor R1 are connected with drains of a third transistor M3 and a fifth transistor M5, and the other ends of the second resistor R2 are connected with drains of a fourth transistor M4 and a sixth transistor M6. The analog phase discriminator 4 of the present embodiment uses the multiplication characteristic to discriminate the phase of two input signals, and is suitable for discriminating the phase of sine wave signals, and expands the dynamic range of the system.
The input reference signal is generated by another fully integrated carrier phase recovery circuit operating in a reference signal generation mode, in which the voltage-controlled oscillator 6 is controlled by an external fixed DC voltage to generate a fixed carrier signal S as shown in FIG. 4 VCO2 Second input signal S DATA2 Through the mixer 1 and the fixed carrier signal S VCO2 Mixing, filtering by a low pass filter 2, amplifying by a radio frequency amplifier 3 to generate an inputReference signal S REF The method comprises the steps of carrying out a first treatment on the surface of the Input reference signal S generated by fully integrated carrier phase recovery circuit based on reverse antenna array REF The method can be used as input reference signals of a plurality of different antenna array elements at the same time.
The operation principle of the fully integrated carrier phase recovery circuit based on the reverse antenna array according to the present embodiment will now be described with reference to fig. 5.
The first input signal S of the present embodiment DATA1 Second input signal S DATA2 The phase modulation signal comprises two kinds of phase information, one is data phase information introduced by a signal modulation mode, and the other is spatial phase information with different incident direction angles and time delays in the signal propagation process. The first input signal is expressed as:
S DATA1 ＝m(t)Acos(w IN t+θ 1 ) (1)
the second input signal is expressed as:
S DATA2 ＝m(t)Acos(w IN t+θ 2 ) (2)
wherein m (t) is an original data signal and contains data phase information; θ 1 、θ 2 The spatial phase signals of the first input signal and the second input signal respectively comprise spatial phase information; w (w) IN A is the carrier frequency of the input signal, and a is the amplitude of the input signal. First input signal S DATA1 And a second input signal S DATA2 With the same data phase information and different spatial phase information. The feedback carrier signal is expressed as:
S VCO1 ＝Bcos(w VCO1 +θ VCO1 ) (3)
the fixed carrier signal is expressed as:
S VCO2 ＝Bcos(w VCO2 +θ VCO2 ) (4)
wherein θ VCO1 、θ VCO2 The phases of the feedback carrier signal and the fixed carrier signal, w VCO1 、w VCO2 The frequencies of the feedback carrier signal and the fixed carrier signal, respectively, and B is the amplitude of the carrier signal.
First input signalNumber S DATA1 And feedback carrier signal S VCO1 Mixing frequency, filtering by a low-pass filter 2, amplifying by a radio frequency amplifier 3 to obtain a third intermediate frequency signal, which is expressed as:
S IF3 ＝m(t)Ccos(w IF3 t+θ IF3 ) (5)
second input signal S DATA2 And fixed carrier signal S VCO2 Mixing frequency, filtering by a low-pass filter 2, amplifying by a radio frequency amplifier 3 to obtain an input reference signal, which is expressed as:
S REF ＝m(t)Ccos(w REF t+θ REF ) (6)
wherein m (t) is the original data signal, θ IF3 、θ REF Spatial phase signals, w, of the third intermediate frequency signal and the input reference signal, respectively IF3 、w REF Carrier frequencies of the third intermediate frequency signal and the input reference signal, respectively, and C is the amplitude of the signal.
Third intermediate frequency signal S IF3 And input reference signal S REF The third intermediate frequency signal S is a phase modulation signal with the same data phase information IF3 Due to phase jump caused by modulation, the reference signal S is input REF Also generates corresponding phase abrupt changes, and the analog phase discriminator 4 amplifies the third intermediate frequency signal S IF3 And input reference signal S REF When phase discrimination is carried out and loop locking is carried out, the carrier frequencies of the two signals are equal, and the phase difference of the spatial phase signals is fixed by 90 DEG, namely w IF3 ＝w REF ，θ IF3 ＝θ REF +90°. According to the formula of the frequency and phase between the ports of the mixer 1:
w VCO1 ＝w IN +w IF3 (7)
w VCO2 ＝w IN +w REF (8)
θ VCO1 ＝θ 1 +θ IF3 (9)
θ VCO2 ＝θ 2 +θ REF (10)
the method comprises the following steps:
w VCO1 ＝w VCO2 (11)
θ VCO1 -θ VCO2 ＝θ 1 -θ 2 +90° (12)
the carrier signal generated by the voltage-controlled oscillator 6 thus extracts the spatial phase information of the input higher-order phase modulated signal, and carrier phase recovery of the higher-order phase modulated signal is achieved.
Fig. 6 shows the first input signal S in the locked state DATA1 And a second input signal S DATA2 Fig. 7 shows the feedback carrier signal S in the locked state VCO1 And a fixed carrier signal S VCO2 Is a waveform diagram of the phase to satisfy θ VCO1 -θ VCO2 ＝θ 1 -θ 2 Relational expression of +90°.
The above examples merely represent a few embodiments of the present application, which are described in more detail and are not to be construed as limiting the scope of the invention. It should be noted that it would be apparent to those skilled in the art that various modifications and improvements could be made without departing from the spirit of the present application, which would be within the scope of the present application. Accordingly, the scope of protection of the present application is to be determined by the claims appended hereto.
Claims (9)
1. A fully integrated carrier phase recovery circuit, characterized by: comprising the following steps: mixer, low pass filter, radio frequency amplifier, analog phase discriminator, loop filter and voltage controlled oscillator;
the mixer is respectively coupled with the low-pass filter and the voltage-controlled oscillator, and is used for carrying out mixing operation on a first input signal input into the full-integrated carrier phase recovery circuit and a feedback carrier signal generated by the voltage-controlled oscillator, and outputting a first intermediate frequency signal to the low-pass filter;
the low-pass filter is coupled with the radio frequency amplifier and is used for inhibiting high-frequency components and noise signals in the first intermediate frequency signal and outputting a second intermediate frequency signal to the radio frequency amplifier;
the radio frequency amplifier is coupled with the analog phase discriminator and is used for amplifying the voltage of the second intermediate frequency signal and outputting a third intermediate frequency signal to the analog phase discriminator;
the analog phase discriminator is coupled with the loop filter and is used for comparing the phases of the input reference signal and the third intermediate frequency signal, converting the phase difference of the input reference signal and the third intermediate frequency signal into a first electric signal and outputting the first electric signal to the loop filter;
the loop filter is coupled with the voltage-controlled oscillator and is used for filtering the first electric signal and outputting the second electric signal to the voltage-controlled oscillator;
the voltage-controlled oscillator is used for generating a feedback carrier signal with corresponding frequency under the control of the second electric signal and outputting the feedback carrier signal to the mixer.
2. A fully integrated carrier phase recovery circuit according to claim 1, wherein: the first input signal is a phase modulated signal comprising data phase information and spatial phase information.
3. A fully integrated carrier phase recovery circuit according to claim 1, wherein: the input reference signal is generated by another fully integrated carrier phase recovery circuit operating in a reference signal generation mode; the reference signal generation mode is characterized in that a voltage-controlled oscillator of the reference signal generation mode is controlled by external fixed direct current voltage to generate a fixed carrier signal, a second input signal is mixed with the fixed carrier signal through a mixer, and the second input signal is filtered through a low-pass filter and amplified through a radio frequency amplifier to generate an input reference signal.
4. A fully integrated carrier phase recovery circuit according to claim 3, wherein: the second input signal is a phase modulated signal having the same data phase information as the first input signal and having different spatial phase information than the first input signal.
5. A fully integrated carrier phase recovery circuit according to claim 1, wherein: the comparing the phases of the input reference signal and the third intermediate frequency signal specifically includes phase-discriminating the input reference signal and the third intermediate frequency signal by using multiplication characteristics of an analog phase discriminator.
6. A fully integrated carrier phase recovery circuit according to claim 1, wherein: the analog phase detector is a gilbert double balanced mixer structure.
7. The fully integrated carrier phase recovery circuit of claim 6, wherein: the gilbert double balanced mixer structure comprises a transconductance stage, a switching stage and a load stage;
the transconductance stage consists of a first transistor and a second transistor, the sources of the first transistor and the second transistor are connected with the ground, the grid electrode of the first transistor is the non-inverting input end of the differential type third intermediate frequency signal, and the grid electrode of the second transistor is the inverting input end of the differential type third intermediate frequency signal;
the switching stage consists of a third transistor, a fourth transistor, a fifth transistor and a sixth transistor, wherein the sources of the third transistor and the fourth transistor are connected with the drain electrode of the first transistor, the sources of the fifth transistor and the sixth transistor are connected with the drain electrode of the second transistor, the grid electrodes of the third transistor and the sixth transistor are non-inverting input ends of input reference signals in a differential mode, and the grid electrodes of the fourth transistor and the fifth transistor are inverting input ends of input reference signals in a differential mode;
the load stage consists of a first resistor and a second resistor, one ends of the first resistor and the second resistor are connected with a power supply, the other ends of the first resistor are connected with drains of a third transistor and a fifth transistor, and the other ends of the second resistor are connected with drains of a fourth transistor and a sixth transistor.
8. A reverse antenna array system, characterized by: the antenna, the radio frequency front end and the full-integrated carrier phase recovery circuit are included; the fully-integrated carrier phase recovery circuit is a fully-integrated carrier phase recovery circuit according to any one of claims 1 to 7, and is used as an intermediate frequency signal processing module, and is used for extracting the spatial phase information of the phase modulation signal input by the radio frequency front end, mixing the feedback carrier signal with the spatial phase information with a new transmission modulation signal, and outputting the mixed feedback carrier signal to the radio frequency front end for transmission, so that the automatic tracking of the reverse antenna array system is realized.
9. A method for separating space phase information and data phase information is characterized in that: the method comprises the following steps:
constructing a fully integrated carrier phase recovery circuit, which is a fully integrated carrier phase recovery circuit according to any one of claims 1 to 7;
inputting the phase modulation signal into a fully integrated carrier phase recovery circuit;
after the loop of the fully integrated carrier phase recovery circuit is locked, a third intermediate frequency signal output by the radio frequency amplifier is obtained; demodulating the third intermediate frequency signal to obtain baseband data information, wherein the baseband data information comprises data phase information of the input phase modulation signal, and data phase extraction of the phase modulation signal is realized;
after the loop of the fully integrated carrier phase recovery circuit is locked, a feedback carrier signal output by the voltage-controlled oscillator is obtained, wherein the feedback carrier signal contains the spatial phase information of the input phase modulation signal, and carrier phase recovery of the phase modulation signal is realized.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311550155.8A CN117640317A (en) | 2023-11-21 | 2023-11-21 | Full-integrated carrier phase recovery circuit, reverse antenna array system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311550155.8A CN117640317A (en) | 2023-11-21 | 2023-11-21 | Full-integrated carrier phase recovery circuit, reverse antenna array system and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117640317A true CN117640317A (en) | 2024-03-01 |
Family
ID=90017352
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311550155.8A Pending CN117640317A (en) | 2023-11-21 | 2023-11-21 | Full-integrated carrier phase recovery circuit, reverse antenna array system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117640317A (en) |
-
2023
- 2023-11-21 CN CN202311550155.8A patent/CN117640317A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102870328B (en) | There is the PLL charge pump of the coupling to bias node of minimizing | |
| US6807406B1 (en) | Variable gain mixer circuit | |
| JP5171603B2 (en) | PLL circuit and radio | |
| CN104539285A (en) | Data clock recovery circuit | |
| US7454185B2 (en) | Wideband I/Q signal generation device | |
| CN107104739A (en) | A kind of ultra-broadband digital laser phase-locked loop device and phase-lock technique | |
| CN102142862A (en) | Chaotic wide band frequency modulator for noise reduction | |
| US10992327B2 (en) | Wireless radio frequency communication system | |
| US7742545B2 (en) | Method and apparatus for generating corrected quadrature phase signal pairs in a communication device | |
| TWI667892B (en) | A wireless radio-frequency transceiver system for internet of things | |
| US7606323B2 (en) | Carrier leak reduction transmitter circuit | |
| CN117640317A (en) | Full-integrated carrier phase recovery circuit, reverse antenna array system and method | |
| TWI473441B (en) | Receiver, signal demodulation module and demodulation method thereof | |
| US10594342B1 (en) | Power amplifying system and associated power amplifying method for bluetooth device | |
| CN109391263A (en) | A kind of self-calibration charge pump circuit based on current compensation | |
| WO2009089478A1 (en) | Commutating amplifier with wide dynamic range | |
| CN212275960U (en) | Signal disturbance extraction circuit and radio frequency receiver | |
| CN103490770B (en) | A kind of fast lockign apparatus based on C-band continuous wave answering machine | |
| CN105429632A (en) | Miniature integrated microwave local oscillator signal generator | |
| CN100527598C (en) | Wideband I/Q signal generation device | |
| CN111722190B (en) | Signal disturbance extraction circuit, signal disturbance extraction method and radio frequency receiver | |
| US10340853B1 (en) | Radio frequency receiving circuit and radio frequency receiver | |
| CN112134560B (en) | Low noise frequency synthesizer device | |
| RU2329597C1 (en) | Single-band signal transmitter | |
| KR102265642B1 (en) | High output transmitter electrode driver and human body communication transmitter comprising the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |