CN117630733A - Micro short circuit detection method, detection device, electronic equipment and storage medium - Google Patents
Micro short circuit detection method, detection device, electronic equipment and storage medium Download PDFInfo
- Publication number
- CN117630733A CN117630733A CN202311583489.5A CN202311583489A CN117630733A CN 117630733 A CN117630733 A CN 117630733A CN 202311583489 A CN202311583489 A CN 202311583489A CN 117630733 A CN117630733 A CN 117630733A
- Authority
- CN
- China
- Prior art keywords
- via hole
- micro
- distance
- risk
- detected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 title claims abstract description 92
- 238000004519 manufacturing process Methods 0.000 claims abstract description 26
- 238000004891 communication Methods 0.000 claims description 25
- 238000000034 method Methods 0.000 claims description 23
- 238000004590 computer program Methods 0.000 claims description 11
- 238000012937 correction Methods 0.000 claims description 6
- 238000004364 calculation method Methods 0.000 claims description 4
- 238000013461 design Methods 0.000 description 9
- 230000006870 function Effects 0.000 description 6
- 238000012986 modification Methods 0.000 description 5
- 230000004048 modification Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 239000000725 suspension Substances 0.000 description 3
- 239000003365 glass fiber Substances 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 150000003071 polychlorinated biphenyls Chemical class 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/50—Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
- G01R31/52—Testing for short-circuits, leakage current or ground faults
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
- G01R31/2872—Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation
- G01R31/2879—Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation related to electrical aspects, e.g. to voltage or current supply or stimuli or to electrical loads
Landscapes
- Engineering & Computer Science (AREA)
- Environmental & Geological Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
Abstract
The invention relates to a micro short circuit detection method, a detection device, electronic equipment and a storage medium. The micro short circuit detection method comprises the following steps: acquiring via hole data information in a PCB production file, and generating a corresponding via hole set to be detected; the to-be-detected via set includes: a plurality of through holes, position coordinates corresponding to the through holes and sizes corresponding to the through holes; calculating theoretical via hole distances between each via hole and adjacent via holes in the via hole set to be detected through the position coordinates; correcting the theoretical via distance to be the corresponding actual via distance; determining the micro-short risk of each via hole in the to-be-detected via hole set according to the actual via hole distance; highlighting the via hole with the micro short circuit risk in the via hole set to be detected. The detection efficiency can be effectively improved, and missing detection is avoided so as to improve the detection accuracy; the problematic vias can be quickly located and modified to avoid economic losses due to risk after production.
Description
Technical Field
The present invention relates to the field of PCB design technologies, and in particular, to a method for detecting a micro short circuit of a PCB via hole, a device for detecting a micro short circuit, an electronic apparatus, and a non-volatile computer readable storage medium.
Background
At present, the manufacturing process of the PCB (Printed Circuit Board ) is as follows:
1. firstly, a PCB board factory takes a G/O (Gerber/ODB++, a production file, wherein ODB is an Open Data Base, open source database) file, and then imports the file into CAM350 (Computer Assisted Manufacturing-350, a production design software) software for imaging;
2. then searching a dense region of the through holes in the G/O file, and measuring the distance between the adjacent through holes in the dense region, thereby realizing CAF (Conductive Anodic Filament, anodic glass fiber electric leakage or micro short circuit for short) risk inspection;
3. thereafter, if the value is less than SPEC (Specification, a standard or canonical value), the EQ (Engineering Query, a production data problem identification file) suggests modification;
4. finally, the through holes which may have risks need to be detected after production, and whether the risk of CAF (Conductive Anodic Filament, anodic glass fiber electric leakage, short for micro short circuit) exists or not is judged.
The method for detecting the micro short circuit of the via hole in the prior art searches the dense area by naked eyes and measures the distance between the adjacent via holes in the dense area, so that the via holes are easy to miss and have low efficiency, thereby increasing the labor cost;
in addition, the conventional method for detecting the micro short circuit of the via hole detects the via hole which possibly has risks after production, so that once the via hole which has risks is missed to be detected, a large amount of PCB boards are scrapped, and a large amount of economic losses are caused.
Disclosure of Invention
The invention provides a micro-short circuit detection method for a PCB (printed Circuit Board) via hole, which aims to solve at least part of defects of the existing micro-short circuit detection method for the PCB via hole.
In a first aspect, an embodiment of the present invention provides a method for detecting a micro short circuit of a PCB via. The micro short circuit detection method comprises the following steps:
acquiring via hole data information in a PCB production file, and generating a corresponding via hole set to be detected; the to-be-detected via set includes: a plurality of through holes, position coordinates corresponding to the through holes and sizes corresponding to the through holes; calculating theoretical via hole distances between each via hole and adjacent via holes in the via hole set to be detected through the position coordinates;
correcting the theoretical via distance to be the corresponding actual via distance;
determining the micro-short risk of each via hole in the to-be-detected via hole set according to the actual via hole distance;
highlighting the via hole with the micro short circuit risk in the via hole set to be detected.
In some embodiments, before the step of correcting the theoretical via distance to the corresponding actual via distance, the micro-short detection method further comprises:
sequentially carrying out micro-short risk pre-detection on each via hole in the via hole set to be detected;
wherein the micro short risk pre-detection comprises:
judging whether the theoretical via distance between the first via hole and any one adjacent via hole is smaller than a preset interval threshold value or not; the first via hole is a via hole for detecting the risk of micro short circuit in advance currently;
and when the theoretical via distances between the first via and all adjacent vias are larger than the interval threshold value, removing the first via from the to-be-detected via set.
In some embodiments, before the step of correcting the theoretical via distance to the corresponding actual via distance, the micro-short detection method further comprises:
sequentially carrying out micro-short risk pre-detection on each via hole in the via hole set to be detected;
wherein the micro short risk pre-detection comprises:
judging whether the theoretical via distance between the first via hole and any one adjacent via hole is smaller than the interval threshold value;
when the theoretical via distances between the first via and all adjacent vias are larger than the interval threshold value, marking the first via as first prompt information;
and marking the first via hole as second prompt information when the theoretical via hole distance between the first via hole and any one adjacent via hole is smaller than the interval threshold value.
In some embodiments, the determining, according to the actual via distance, a risk of micro-shorting of each via in the set of vias to be detected specifically includes:
sequentially detecting the risk of micro short circuit of each via hole in the via hole set to be detected;
wherein the micro short risk detection comprises:
judging whether the actual via distance between the second via hole and any one adjacent via hole is smaller than the interval threshold value; the second via hole is a via hole for detecting the risk of micro short circuit at present;
when the actual via distances between the second via and all adjacent vias are larger than the interval threshold value, determining that the second via has no micro-short risk;
and when the actual via distance between the second via hole and any one of the adjacent via holes is smaller than the interval threshold value, determining that the second via hole has micro short circuit risk, and taking the second via Kong Biaozhu as third prompt information.
In some embodiments, after determining the risk of micro-shorting for each of the vias in the set of vias to be detected according to the actual via distance, the micro-shorting detection method further includes:
and modifying the PCB production file so that the actual via distance between the second via marked as the third prompt information and any one adjacent via is larger than the interval threshold value.
In some embodiments, the highlighting the via hole in the set of via holes to be detected, where the risk of micro-shorting exists, specifically includes:
and displaying the first via marked as the second prompt information and the second via marked as the third prompt information in the to-be-detected via set in a list mode.
In some embodiments, the correcting the theoretical via distance to the corresponding actual via distance specifically includes:
and correcting the theoretical via distance to be an actual via distance according to the via size and the production error.
In a second aspect, an embodiment of the present invention provides a micro-short detection device. The micro short circuit detection device includes:
the device comprises a via data acquisition unit, a detection unit and a detection unit, wherein the via data acquisition unit is used for acquiring via data information in a PCB production file and generating a corresponding via set to be detected; the to-be-detected via set includes: a plurality of through holes, position coordinates corresponding to the through holes and sizes corresponding to the through holes;
the distance calculation unit is used for calculating the theoretical via distance between each via and the adjacent via in the via set to be detected;
the distance correction unit is used for correcting the theoretical via hole distance to be the corresponding actual via hole distance;
and the risk detection unit is used for determining the micro-short circuit risk of each via hole in the to-be-detected via hole set according to the actual via hole distance.
In a third aspect, an embodiment of the present invention provides an electronic device. The electronic device includes: at least one processor, a communication interface, a memory, and a communication bus;
the processor, the communication interface and the memory are all connected with the communication bus so as to enable the processor, the communication interface and the memory to communicate with each other;
wherein said memory has stored therein instructions executable by at least one of said processors; the instructions are executed by the processor to cause the processor to perform the micro short detection method of any of the method embodiments described above.
In a fourth aspect, embodiments of the present invention provide a non-transitory computer readable storage medium. The non-volatile computer readable storage medium stores a computer program;
the computer program, when executed by a processor, forms at least one instruction stored in a memory to cause the processor to perform the micro short circuit detection method of any one of claims 1-7.
At least one beneficial effect of the embodiment of the invention is that: the novel micro-short circuit detection method for the PCB via holes is provided, and the micro-short circuit risk between adjacent via holes is detected by adopting the micro-short circuit detection method in the production flow of the PCB, so that the detection efficiency can be improved, the labor cost can be reduced, and the missing detection of the via holes can be avoided, so that the detection accuracy can be improved. The micro short circuit detection method has two steps of micro short circuit risk pre-detection and micro short circuit risk detection, and can effectively judge whether the micro short circuit risk exists in the through hole; through a list display mode, not only the first via hole with the risk of micro short circuit can be quickly found out, but also the second via hole with the risk of micro short circuit can be quickly found out, so that a designer can quickly locate the via hole with the risk of micro short circuit; therefore, a designer can modify the layout of the through holes of the PCB from the design source, and serious economic loss caused by the fact that a lot of through holes with micro short circuit risks appear after the PCB is produced is avoided.
[ description of the drawings ]
One or more embodiments are illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements, and in which the figures of the drawings are not to be taken in a limiting sense, unless otherwise indicated.
Fig. 1 is a flow chart of a method for detecting micro short circuit of a PCB board via hole according to an embodiment of the present invention;
fig. 2 is a flowchart of a method for detecting a micro short circuit of a PCB board via hole according to an embodiment of the present invention, which shows a step of pre-detecting a risk of the micro short circuit;
fig. 3 is a flowchart of a method for detecting a micro short circuit of a PCB board via hole according to an embodiment of the present invention, which shows steps of detecting a risk of the micro short circuit;
FIG. 4 is a functional block diagram of a micro short circuit detection device according to an embodiment of the present invention;
fig. 5 is a schematic structural diagram of an electronic device according to an embodiment of the present invention.
Reference numerals: 60. a micro short circuit detection device; 601. a via data acquisition unit; 602. a distance calculation unit; 603. a distance correction unit; 604. a risk detection unit; 701. a processor; 702. a communication interface; 703. a memory; 704. a communication bus; 7031. computer program.
[ detailed description ] of the invention
In order that the invention may be readily understood, a more particular description thereof will be rendered by reference to specific embodiments that are illustrated in the appended drawings. It will be understood that when an element is referred to as being "fixed" to another element, it can be directly on the other element or one or more intervening elements may be present therebetween. When an element is referred to as being "connected" to another element, it can be directly connected to the other element or one or more intervening elements may be present therebetween. The terms "upper," "lower," "inner," "outer," "bottom," and the like as used in this specification are used in an orientation or positional relationship based on that shown in the drawings, merely to facilitate the description of the invention and to simplify the description, and do not indicate or imply that the devices or elements referred to must have a particular orientation, be constructed and operated in a particular orientation, and thus should not be construed as limiting the invention. Furthermore, the terms "first," "second," "third," and the like are used for descriptive purposes only and are not to be construed as indicating or implying relative importance.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. The terminology used in the description of the invention herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. The term "and/or" as used in this specification includes any and all combinations of one or more of the associated listed items.
In addition, the technical features mentioned in the different embodiments of the invention described below can be combined with one another as long as they do not conflict with one another.
Fig. 1 is a flowchart of a method for detecting micro-shorts of a PCB via according to an embodiment of the present invention.
Referring to fig. 1, the micro short circuit detection method for the PCB via hole includes the following steps:
10. acquiring via hole data information in a PCB production file, and generating a corresponding via hole set to be detected; the to-be-detected via set includes: a plurality of through holes, position coordinates corresponding to the through holes and sizes corresponding to the through holes.
The data processing tool (e.g., excel software) may be used to open the via data information in the PCB production file, so that the via data information can list, by way of a list, the code number of each via, the coordinate value of each via, and the self-size value of each via.
In addition, production files (G/O, gerber/OpenData Base++) are a standard file format for manufacturing and producing printed circuit boards (PCBs, printed Circuit Board); the G/O file contains information of each layer of the PCB design, including a copper layer, a bonding pad layer, a silk screen layer, a drilling layer and the like; these G/O files, after being submitted to the PCB manufacturer, can be used to produce PCB boards.
It should be noted that the via data information may be obtained from a G/O file or a Dangling line via and antenna report (report of suspended lines, suspended vias, and suspended antennas) report derived from Allegro software.
It will be appreciated that Dangling line via and antenna report reports derived from Allegro software typically contain via coordinate information; dangling line via and antenna report reports are mainly used for checking and analyzing the connection conditions of suspension lines (danling lines), vias (via) and antennas (antenna) in the design of a PCB; in the Dangling line via and antenna report report, the position and coordinate information of each suspension line, via and antenna can be checked, as well as the connection relationship between each suspension line, via and antenna and other electrical components. Dangling line via and antenna report reports are presented in text form or in tabular form and contain the code numbers, coordinate values and self-size values of corresponding vias in the PCB board design drawing.
20. And calculating the theoretical via hole distance between each via hole and the adjacent via holes in the via hole set to be detected through the position coordinates.
30. And correcting the theoretical via distance to the corresponding actual via distance.
40. And determining the micro short circuit risk of each via hole in the set of via holes to be detected according to the actual via hole distance.
50. Highlighting the via holes with micro short circuit risk in the via hole set to be detected.
It should be noted that, by comparing the theoretical via distance with a preset interval threshold, if the theoretical via distance between a via and a via adjacent to the via is smaller than the preset interval threshold, the via is a via that may have a risk of micro-shorting, but not necessarily has a risk of micro-shorting; and comparing the actual via distance with a preset interval threshold value, if the actual via distance between a certain via and the via adjacent to the certain via is smaller than the preset interval threshold value, the via must have a micro-short risk, and layout modification is required for the via.
Specifically, the threshold (also referred to as SPEC value, i.e., a standard or specification value) refers to a demarcation value or limit value that divides different categories in a system; the threshold is typically used to make decisions about classification problems or transitions in the prediction probabilities; in a two-classification problem, the threshold may divide the prediction result of the sample into two classes (e.g., if the output result of one model is greater than the threshold, then it is determined as a positive example; if the output result is less than the threshold, then it is determined as a negative example); in probability prediction, the threshold may be used to convert the continuous predicted probability value into a two-class result (e.g., if the probability of predicting an event is greater than 0.5, it may be determined that the event occurs, i.e., a positive instance, whereas if the probability is less than 0.5, it may be determined that the event does not occur, i.e., a negative instance); while higher thresholds can improve accuracy, they may result in missing some positive examples; the lower threshold value can improve the recall rate, so that more negative examples are introduced; therefore, in different application scenarios, the most suitable threshold value is determined according to specific requirements and actual conditions through various evaluation indexes and methods so as to achieve the optimal classification effect.
Fig. 2 is a flowchart of a method for detecting a micro short circuit of a PCB board via hole according to an embodiment of the present invention, which shows a step of detecting a risk of a micro short circuit in advance.
In some embodiments, referring to fig. 1 and 2, before the step 30, the micro short circuit detection method further includes:
25. and carrying out micro-short circuit risk pre-detection on each via hole in the via hole set to be detected in sequence.
Wherein, this micro short circuit risk preliminary detection includes:
251. judging whether the theoretical via distance between the first via hole and any one adjacent via hole is smaller than a preset interval threshold value or not; the first via is a via currently subjected to micro-short risk pre-detection.
252. And when the theoretical via distances between the first via and all adjacent via are larger than a preset interval threshold value, removing the first via from the via set to be detected.
In some embodiments, referring to fig. 1 and 2, the micro short risk pre-detection further includes:
253. and when the theoretical via distances between the first via and all adjacent vias are larger than a preset interval threshold value, marking the first via as first prompt information.
254. And when the theoretical via distance between the first via and any one adjacent via is smaller than a preset interval threshold value, marking the first via as second prompt information.
Fig. 3 is a flowchart of a method for detecting a micro short circuit of a PCB board via hole according to an embodiment of the present invention, which shows steps of detecting a risk of a micro short circuit.
In some embodiments, as shown in fig. 1 and 3, the step 40 specifically includes: and sequentially carrying out micro-short circuit risk detection on each via hole in the via hole set to be detected.
Wherein, this micro short circuit risk detects includes:
401. judging whether the actual via distance between the second via hole and any one adjacent via hole is smaller than a preset interval threshold value or not; the second via is a via for performing micro short risk detection at present.
402. And when the actual via distances between the second via hole and all the adjacent via holes are larger than a preset interval threshold value, determining that the second via hole has no micro short circuit risk.
403. And when the actual via distance between the second via hole and any one of the adjacent via holes is smaller than a preset interval threshold value, determining that the second via hole has micro short circuit risk, and taking the second via Kong Biaozhu as third prompt information.
It should be noted that the first prompt information, the second prompt information and the third prompt information are all descriptions with prompt functions and capable of reminding a designer of quickly identifying a risk condition of each via hole (for example, the first prompt information may be a description with prompt functions such as "no micro-short risk and no modification"; the second prompt information may be a description with prompt functions such as "possibly having micro-short risk and paying attention", and the third prompt information may be a description with prompt functions such as "certain micro-short risk and layout modification").
In some embodiments, as shown in fig. 1, after the step 40, the micro short circuit detection method further includes:
45. and modifying the PCB production file so that the actual via distance between the second via marked as the third prompt message and any one adjacent via is larger than the interval threshold value.
In some embodiments, referring to fig. 1, the step 50 specifically includes: and displaying the first via marked as the second prompt information and the second via marked as the third prompt information in the to-be-detected via set in a list mode.
In some embodiments, as shown in fig. 1, the step 30 specifically includes: and correcting the theoretical via distance to be an actual via distance according to the via size and the production error.
At least one advantageous aspect of the micro short circuit detection method provided by the embodiment of the invention is that: by adopting the micro short circuit detection method to detect the micro short circuit risk between adjacent through holes in the production flow of the PCB, the detection efficiency can be improved to reduce the labor cost, and the missing detection of the through holes can be avoided to improve the detection accuracy. The micro short circuit detection method has two steps of micro short circuit risk pre-detection and micro short circuit risk detection, and can effectively judge whether the micro short circuit risk exists in the through hole; through a list display mode, not only the first via hole with the risk of micro short circuit can be quickly found out, but also the second via hole with the risk of micro short circuit can be quickly found out, so that a designer can quickly locate the via hole with the risk of micro short circuit; therefore, a designer can modify the layout of the through holes of the PCB from the design source, and serious economic loss caused by the fact that a lot of through holes with micro short circuit risks appear after the PCB is produced is avoided.
Based on the micro-short circuit detection method provided by the embodiment, the embodiment of the application further provides a micro-short circuit detection device. Fig. 4 is a functional block diagram of a micro short circuit detection device according to an embodiment of the present invention. As shown in fig. 4, the micro short circuit detection device 60 includes: a via data acquisition unit 601, a distance calculation unit 602, a distance correction unit 603, and a risk detection unit 604.
The via data acquisition unit 601 is configured to acquire via data information in a PCB production file, and generate a corresponding via set to be detected; the to-be-detected via set includes: a plurality of through holes, position coordinates corresponding to the through holes and sizes corresponding to the through holes.
In addition, the distance calculating unit 602 is configured to calculate a theoretical via distance between each via and an adjacent via in the set of vias to be detected.
Specifically, the distance correction unit 603 is configured to correct the theoretical via distance to a corresponding actual via distance.
It may be noted that the risk detection unit 604 is configured to determine, according to the actual via distance, a risk of micro-shorting of each of the vias in the set of vias to be detected.
At least one advantageous aspect of the micro short circuit detection device provided by the embodiment of the invention is that: the detection efficiency is improved to reduce the labor cost, and the missing detection of the through holes can be avoided to improve the detection accuracy; in addition, the micro short circuit detection device can judge whether the micro short circuit risk exists in the via hole through the micro short circuit risk pre-detection and the micro short circuit risk detection; through a list display mode, not only the first via hole with the risk of micro short circuit can be quickly found out, but also the second via hole with the risk of micro short circuit can be quickly found out, so that a designer can quickly locate the via hole with the risk of micro short circuit; therefore, a designer can modify the layout of the through holes of the PCB from the design source, and serious economic loss caused by the fact that a lot of through holes with micro short circuit risks appear after the PCB is produced is avoided.
In some embodiments, as can be seen in conjunction with fig. 1-4, the risk detection unit 604 is specifically configured to: when the actual via distances between the second via and all adjacent vias are larger than a preset interval threshold value, determining that the second via has no micro-short risk; and when the actual via distance between the second via hole and any one adjacent via hole is smaller than a preset interval threshold value, determining that the second via hole has micro short circuit risk.
In some embodiments, the risk detection unit 604 is further configured to: and determining that the via holes with the micro short circuit risk are highlighted in the via hole set to be detected, and displaying the first via holes marked with the second prompt information and the second via holes marked with the third prompt information in the via hole set to be detected in a list form, so that a designer can quickly know the risk condition of each via hole after detection.
In some embodiments, referring to fig. 1 to 4, it can be seen that the distance correction unit 603 is specifically configured to: and correcting the theoretical via distance into the actual via distance according to the size of the via and the production error.
In some embodiments, as shown in fig. 1 to 4, the via data acquisition unit 601 is specifically configured to: the coordinate value of each via hole in the G/O file or the Dangling line via and antenna report report is obtained, and the code of each via hole is obtained, so that each via hole can be quickly positioned to a corresponding position in the design drawing in the Allegro software.
In some embodiments, as can be seen from fig. 1 to 4, the distance calculating unit 602 is specifically configured to: and calculating the theoretical via distance between each via and the adjacent via in the to-be-detected via set according to the coordinate value of each via, so that the via data information higher than the preset interval threshold value is removed or marked as first prompt information.
It will be clearly understood by those skilled in the art that, for convenience and brevity of description, specific working processes of the apparatus and units are described above, and reference may be made to corresponding processes in the foregoing method embodiments, which are not repeated herein. Those of ordinary skill in the art will appreciate that the elements and method steps of each example described in connection with the embodiments disclosed herein can be implemented by electronic hardware, computer software, or combinations of both; to clearly illustrate this interchangeability of hardware and software, various illustrative components and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the solution. Those skilled in the art may use different methods to implement the described functionality for each particular application, but such implementation is not to be considered as beyond the scope of the present invention.
Those skilled in the art may use different methods to implement the described functionality for each particular application, but such implementation should not be considered to be beyond the scope of this application.
Fig. 5 is a schematic structural diagram of an electronic device according to an embodiment of the present invention. The computer program 7031 may be stored in a non-transitory computer readable storage medium, which computer program 7031, when executed, may comprise a flow of an embodiment of a method as described above; the non-volatile computer readable storage medium may be a magnetic disk, an optical disk, a read-only memory, a random access memory, or the like.
The embodiments of the present application are not limited to specific implementations of electronic devices. For example, the electronic device may be a computer equipped with the computer software described above.
As shown in fig. 5, the electronic device may include: at least one processor (processor) 701, a communication interface (Communications Interface) 702, a memory (memory) 703, and a communication bus (Communication Bus) 704.
Wherein the intercommunication among the processor 701, the communication interface 702, and the memory 703 can be implemented through a communication bus 704.
In addition, communication interface 702 is used to communicate with network elements of other devices (e.g., clients or other servers, etc.); the memory 703 has stored therein instructions executable by the at least one processor 701; the instructions are executed by the processor 701 to enable the processor 701 to perform the micro short detection method of any of the method embodiments described above.
It should be noted that network element communication refers to a technique in a telecommunication network of dividing network equipment into different functional modules and interconnecting and communicating via standardized interfaces. Network element communication is a term commonly used in the field of telecommunications, also referred to as network element management or network element control.
In particular, in a telecommunication network, network elements refer to individual devices in the network, such as routers, switches, base stations, etc., each having specific functions and tasks. The network element communication refers to communication and cooperation among different network elements to realize normal operation and management of the network.
It can be understood that the main functions of the network element communication include data transmission between devices, state monitoring, configuration management, alarm processing, performance monitoring, fault management, etc.; through network element communication, network operators can perform centralized management and control on each network element, and reliability, stability and high efficiency of the network are ensured.
In an embodiment of the present invention, the processor 701 may be a central processing unit (Central Processing Unit, CPU), the processor 701 may also be other general purpose processors, digital signal processors (Digital Signal Processor, DSP), application specific integrated circuits (Application Specific Integrated Circuit, ASIC), off-the-shelf programmable gate arrays (Field-Programmable Gate Array, FPGA) or other programmable logic devices (Programmable Logic Device, PLD), discrete gate logic devices (Discrete Gate Logic Device, DGLD) or transistor logic devices (Transistor Logic Device, TTLD), etc., depending on the type of hardware used.
The Memory 703 may include a high-speed RAM (Random Access Memory ) Memory, and may also include a Non-Volatile Memory (e.g., a disk).
The embodiment of the invention also provides a nonvolatile computer readable storage medium. The nonvolatile computer-readable storage medium stores the computer program 7031 described above.
Specifically, the computer program, when executed by the processor, forms at least one instruction stored in the memory 703 to cause the processor 701 to perform the micro short circuit detection method in any of the method embodiments described above.
It is understood that the complete computer program product is embodied on one or more non-volatile computer readable storage media (including, but not limited to, magnetic disk storage, CD-ROM (Compact Disc-read only Memory), optical storage, etc.) containing the computer program disclosed in embodiments of the present application.
Finally, it should be noted that: the above embodiments are only for illustrating the technical solution of the present invention, and are not limiting; the technical features of the above embodiments or in the different embodiments may also be combined within the idea of the invention, the steps may be implemented in any order, and there are many other variations of the different aspects of the invention as described above, which are not provided in detail for the sake of brevity; although the invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical scheme described in the foregoing embodiments can be modified or some technical features thereof can be replaced by equivalents; such modifications and substitutions do not depart from the spirit of the invention.
Claims (10)
1. A micro short circuit detection method for a PCB via hole is characterized by comprising the following steps:
acquiring via hole data information in a PCB production file, and generating a corresponding via hole set to be detected; the to-be-detected via set includes: a plurality of through holes, position coordinates corresponding to the through holes and sizes corresponding to the through holes; calculating theoretical via hole distances between each via hole and adjacent via holes in the via hole set to be detected through the position coordinates;
correcting the theoretical via distance to be the corresponding actual via distance;
determining the micro-short risk of each via hole in the to-be-detected via hole set according to the actual via hole distance;
highlighting the via hole with the micro short circuit risk in the via hole set to be detected.
2. The micro short detection method according to claim 1, wherein before the step of correcting the theoretical via distance to the corresponding actual via distance, the micro short detection method further comprises:
sequentially carrying out micro-short risk pre-detection on each via hole in the via hole set to be detected;
wherein the micro short risk pre-detection comprises:
judging whether the theoretical via distance between the first via hole and any one adjacent via hole is smaller than a preset interval threshold value or not; the first via hole is a via hole for detecting the risk of micro short circuit in advance currently;
and when the theoretical via distances between the first via and all adjacent vias are larger than the interval threshold value, removing the first via from the to-be-detected via set.
3. The micro short detection method according to claim 2, wherein before the step of correcting the theoretical via distance to the corresponding actual via distance, the micro short detection method further comprises:
sequentially carrying out micro-short risk pre-detection on each via hole in the via hole set to be detected;
wherein the micro short risk pre-detection comprises:
judging whether the theoretical via distance between the first via hole and any one adjacent via hole is smaller than the interval threshold value;
when the theoretical via distances between the first via and all adjacent vias are larger than the interval threshold value, marking the first via as first prompt information;
and marking the first via hole as second prompt information when the theoretical via hole distance between the first via hole and any one adjacent via hole is smaller than the interval threshold value.
4. The micro-short detection method according to claim 3, wherein the determining, according to the actual via distance, a micro-short risk of each via among the set of vias to be detected specifically includes:
sequentially detecting the risk of micro short circuit of each via hole in the via hole set to be detected;
wherein the micro short risk detection comprises:
judging whether the actual via distance between the second via hole and any one adjacent via hole is smaller than the interval threshold value; the second via hole is a via hole for detecting the risk of micro short circuit at present;
when the actual via distances between the second via and all adjacent vias are larger than the interval threshold value, determining that the second via has no micro-short risk;
and when the actual via distance between the second via hole and any one of the adjacent via holes is smaller than the interval threshold value, determining that the second via hole has micro short circuit risk, and taking the second via Kong Biaozhu as third prompt information.
5. The micro-short detection method according to claim 4, wherein after determining a risk of micro-short for each of the vias in the set of vias to be detected according to the actual via distance, the micro-short detection method further comprises:
and modifying the PCB production file so that the actual via distance between the second via marked as the third prompt information and any one adjacent via is larger than the interval threshold value.
6. The method for detecting a micro-short circuit according to claim 5, wherein the highlighting the via hole having the risk of the micro-short circuit in the set of via holes to be detected specifically includes:
and displaying the first via marked as the second prompt information and the second via marked as the third prompt information in the to-be-detected via set in a list mode.
7. The micro-short detection method according to any one of claims 1 to 6, wherein the correcting the theoretical via distance to the corresponding actual via distance specifically includes:
and correcting the theoretical via distance to be an actual via distance according to the via size and the production error.
8. A micro short circuit detection device, comprising:
a via data acquisition unit; the method comprises the steps of obtaining via data information in a PCB production file and generating a corresponding via set to be detected; the to-be-detected via set includes: a plurality of through holes, position coordinates corresponding to the through holes and sizes corresponding to the through holes;
the distance calculation unit is used for calculating the theoretical via distance between each via and the adjacent via in the via set to be detected;
the distance correction unit is used for correcting the theoretical via hole distance to be the corresponding actual via hole distance;
and the risk detection unit is used for determining the micro-short circuit risk of each via hole in the to-be-detected via hole set according to the actual via hole distance.
9. An electronic device, comprising: at least one processor, a communication interface, a memory, and a communication bus;
the processor, the communication interface and the memory are all connected with the communication bus so as to enable the processor, the communication interface and the memory to communicate with each other;
wherein said memory has stored therein instructions executable by at least one of said processors; the instructions are executed by the processor to cause the processor to perform the micro short detection method of any one of claims 1-7.
10. A non-volatile computer-readable storage medium, wherein the non-volatile computer-readable storage medium stores a computer program;
the computer program, when executed by a processor, forms at least one instruction stored in a memory to cause the processor to perform the micro short circuit detection method of any one of claims 1-7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311583489.5A CN117630733A (en) | 2023-11-24 | 2023-11-24 | Micro short circuit detection method, detection device, electronic equipment and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311583489.5A CN117630733A (en) | 2023-11-24 | 2023-11-24 | Micro short circuit detection method, detection device, electronic equipment and storage medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117630733A true CN117630733A (en) | 2024-03-01 |
Family
ID=90019225
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311583489.5A Pending CN117630733A (en) | 2023-11-24 | 2023-11-24 | Micro short circuit detection method, detection device, electronic equipment and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117630733A (en) |
-
2023
- 2023-11-24 CN CN202311583489.5A patent/CN117630733A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109587008B (en) | Method, device and storage medium for detecting abnormal flow data | |
| JP2020123951A (en) | Method, apparatus, and device, for predicting failure of optical module | |
| CN112214577B (en) | Method, device, equipment and computer storage medium for determining target user | |
| CN112087468A (en) | Message processing method, related equipment and readable storage medium | |
| CN115396289B (en) | Fault alarm determining method and device, electronic equipment and storage medium | |
| CN114153980A (en) | Knowledge graph construction method and device, inspection method and storage medium | |
| CN115172199A (en) | Method and system for identifying wafer defects | |
| CN116385770A (en) | PCB defect board marking and storing method, system, electronic equipment and storage medium | |
| CN113434346B (en) | Automatic detection method and system for differential signal polarity connection | |
| CN111315026B (en) | Channel selection method, device, gateway and computer readable storage medium | |
| CN103136382A (en) | Wire layout design method for circuit board | |
| CN117630733A (en) | Micro short circuit detection method, detection device, electronic equipment and storage medium | |
| KR101991415B1 (en) | Method and system for detecting position of faulty component in Printed Circuit Board manufacturing process | |
| CN103368786B (en) | Method and device for testing controller local area network bus data | |
| CN111861021A (en) | Business risk prediction method, device, equipment and computer readable storage medium | |
| CN115913349A (en) | Optical cable equipment abnormity positioning method and device, storage medium and terminal | |
| CN114900421A (en) | Fault detection method and device, electronic equipment and readable storage medium | |
| CN109061435A (en) | A kind of detection device and method of back drill working ability | |
| CN115544202A (en) | Alarm processing method, device and storage medium | |
| CN112995416B (en) | Method and device for detecting frequency band of terminal | |
| CN112737841B (en) | Internet of things downlink data communication control method, device, equipment and storage medium | |
| CN117492822B (en) | Change contrast method, device, electronic equipment and storage medium | |
| CN116094908B (en) | Log file storage method, device, equipment and storage medium | |
| CN102866902A (en) | Development object version automatic detection method and system in complicated environment | |
| CN118200949B (en) | Fault monitoring system and method for communication equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |