CN117391042B - PCB layout analysis method based on DFX design execution system - Google Patents
PCB layout analysis method based on DFX design execution system Download PDFInfo
- Publication number
- CN117391042B CN117391042B CN202311675882.7A CN202311675882A CN117391042B CN 117391042 B CN117391042 B CN 117391042B CN 202311675882 A CN202311675882 A CN 202311675882A CN 117391042 B CN117391042 B CN 117391042B
- Authority
- CN
- China
- Prior art keywords
- dfx
- analysis
- plm
- pcb layout
- layout
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004458 analytical method Methods 0.000 title claims abstract description 61
- 238000013461 design Methods 0.000 title claims abstract description 33
- 238000004806 packaging method and process Methods 0.000 claims abstract description 10
- 238000000034 method Methods 0.000 claims description 5
- 230000008676 import Effects 0.000 abstract description 6
- 238000007726 management method Methods 0.000 description 8
- 238000012827 research and development Methods 0.000 description 6
- 238000005476 soldering Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 230000007547 defect Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000007689 inspection Methods 0.000 description 2
- 238000012423 maintenance Methods 0.000 description 2
- 238000012356 Product development Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000013439 planning Methods 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2115/00—Details relating to the type of the circuit
- G06F2115/12—Printed circuit boards [PCB] or multi-chip modules [MCM]
Abstract
The invention relates to the technical field of PCB layout analysis, and discloses a PCB layout analysis method based on a DFX design execution system, which comprises the following steps: logging in a PLM system and a DFX client; importing the layout and the BOM into the PLM; configuring task parameters; the PLM imports the layout and the BOM parameters into the client; the client side invokes the license and the rule base from the server and invokes the self-built packaging base for analysis; storing the analysis result in a server; and the PLM reads and outputs the display result and sends out a prompt. According to the invention, after analysis is completed, the PLM is used for reading and outputting the display result and sending out a prompt, a client does not need to log in periodically to check the completion condition, download the result and import other software for checking, a self-built packaging library is pre-built in advance, and the library is directly called during analysis, so that a DFX system directly obtains layout packaging detailed data, the trouble of manually creating element data in an element library is avoided, the operation is simplified, and the efficiency is improved.
Description
Technical Field
The invention relates to the technical field of PCB layout analysis, in particular to a PCB layout analysis method based on a DFX design execution system.
Background
The DFX design execution system consisting of the DFX server, the 3D element library, the rule library and the WEB client is a WEB intelligence platform system. The digital inspection projects cover all dimensions of electromagnetism, signals, power supplies, bare boards, manufacturability, assembly, testing, safety regulations, cost, maintenance and the like, help research and development engineers to carry out comprehensive DFX analysis inspection from a design source, and ensure that the problem affecting quality defects can be timely found and optimized from the beginning of the life cycle of the product; the quality reliability is ensured, and the design superiority is ensured; the WEB mode enables product research, development and management to be simpler, more efficient and more intelligent.
The PCB layout analysis is an important step before the PCB is put into the board, and the DFX design execution system is utilized to conduct the PCB layout analysis, so that the work efficiency and the reliability of analysis results are improved. Due to the limitation of the DFX design execution system, the existing PCB layout analysis method has the following technical problems: 1. the analysis result cannot be directly checked in the DFX design execution system, and after each analysis is completed, the user needs to log in the WEB client to check the completion condition, manually download the result and automatically import other software to check; 2. the component data in the DFX component library is incomplete, so that the DFX design execution system often cannot directly acquire the detailed data packaged in the actual layout for further analysis, and in fact, in most analysis tasks, the required component data needs to be additionally and manually built in the DFX component library.
Based on the above problems, the prior art on the market mainly adopts the general flow of 'determining the element data of the layout to be analyzed which is missing in the DFX element library-manually establishing the element data of the layout to be analyzed in the DFX element library by a presenter-manually submitting the layout data to the DFX server-calling the newly established element data by the WEB client to analyze, downloading the analysis result from the WEB client by the presenter-importing the analysis result into EDA software to view', thus the overall working efficiency is lower and the operation is complex.
PLM (Product Lifecycle Management ), a new generation of product innovation and collaborative management solutions developed after CAD/CAM, aims at solving the management of product information from the creation of product concepts to the exit of the product from market.
The PLM system helps enterprises establish unified product research and development design, process coordination and research and development project management and control platforms, so that research and development efficiency is improved, and product quality is improved. And on the basis, business expansion is gradually carried out, so that the whole life cycle management of products which are subjected to early planning, development, design, production, manufacture, maintenance and repair is realized.
The PLM system is mainly applied to manufacturing industry, in particular to enterprises with complex product structure, long design period, large design workload and design according to orders. The method has the advantages of improving the research and development efficiency for enterprises, realizing the cooperative work of the research and development process, shortening the product development period and reducing the product cost.
Disclosure of Invention
Aiming at the defects and shortcomings existing in the prior art, the invention provides a PCB layout analysis method based on a DFX design execution system and a PLM system, which is a third party platform which is strong in compatibility, powerful in function and suitable for full life cycle management of products, wherein when the PLM system and a WEB client are related, the PLM system can lead all relevant data into the WEB client, the function of automatically reading, outputting and displaying an analysis result and sending a prompt is designed, after layout analysis is completed, the PLM system automatically reads, outputs and displays the analysis result and sends the prompt of completing the analysis, the user does not need to log in the WEB client periodically to check the completion condition, manually download the result and automatically import other software to check, meanwhile, a daily and timely updated self-built packaging library which is suitable for actual requirements is pre-built (the library can be integrated into the PLM system) in advance, and when the layout is analyzed, the DFX design execution system can directly acquire the detailed data of inner packaging so as to perform the next analysis, and the trouble of manually required newly built element data in the DFX element library is avoided.
The object of the invention can be achieved by the following technical scheme.
A PCB layout analysis method based on a DFX design execution system comprises the following steps.
Step 1: logging in a PLM system and a DFX design execution system WEB client.
Step 2: and importing the PCB layout data and the corresponding BOM file into a PLM system.
Step 3: and configuring the analysis task parameters in the PLM system.
Step 4: the PLM system automatically leads the PCB layout data and the corresponding BOM file and the analysis task parameter into the WEB client of the DFX design execution system.
Step 5: and according to the PCB layout data, the corresponding BOM file and the analysis task parameter, the WEB client of the DFX design execution system invokes the license and the rule base from the DFX server and invokes the self-built packaging base to automatically analyze the PCB layout.
Step 6: after analysis is completed, analysis results are generated and stored in the DFX server for downloading and viewing.
Step 7: the PLM system reads and outputs and displays the analysis result in the DFX server, and sends out a prompt for the completion of analysis.
Preferably, the self-built package library is integrated in a PLM system.
The beneficial technical effects of the invention are as follows: the PLM system, which is a third party platform with strong compatibility and powerful functions and is suitable for full life cycle management of products, is introduced, on the premise that the PLM system and a WEB client are associated, the PLM system can lead all relevant data into the WEB client, the functions of automatically reading, outputting, displaying and prompting are designed in the PLM system, after layout analysis is completed, the analysis result is automatically read, outputted and prompting of completion of analysis is sent out through the PLM system, the condition of completion is not required to be checked by logging in the WEB client periodically, the result is downloaded manually and the PLM system is led into other software for checking, meanwhile, a built-in packaging library which is updated daily in time in advance and is suitable for actual requirements is pre-built (the library can be integrated into the PLM system), data in the library is directly called when the layout is analyzed, the DFX design execution system directly obtains the detailed data packaged in the layout for further analysis, the trouble of additionally and manually creating required element data in the DFX element library is avoided, and the operator is generally helped to be released from tedious operation and low-efficiency work.
Drawings
Fig. 1 is a general flow chart of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the drawings and examples, in order to make the objects, technical solutions and advantages of the present invention more apparent. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the invention.
Examples: referring to fig. 1, a PCB layout analysis method based on a DFX design execution system using a certain PCB board as an analysis object includes the following steps.
Step 1: and an operator logs in the WEB client of the PLM system and the DFX design execution system by using an account number.
Step 2: and the operator imports the local PCB single board layout data and the corresponding BOM file into the PLM system.
Step 3: the operator configures the analysis task parameters in the PLM system as follows.
The version of the uploading file is D1.0000.1, the rule set is the tripod standard rule set, the front flow direction of reflow soldering is from left to right, the back flow direction of reflow soldering is not involved, the flow direction of wave soldering is from left to right, the wave soldering surface is Bottom, the main surface is Top, the secondary surface is Bottom, the PCB thickness is 1.6mm, the back height limit is not set, and the front height limit is not set.
Step 4: the PLM system automatically leads the PCB single board layout data and the corresponding BOM file and the analysis task parameter into the WEB client of the DFX design execution system.
Because the DFX design execution system is limited in function, the automatic acquisition of PCB single board layout data, corresponding BOM files and analysis task parameters from the PLM system cannot be actively realized, and therefore the PLM system is required to conduct active import.
Step 5: and according to the PCB single board layout data, the corresponding BOM file and the analysis task parameter, the WEB client of the DFX design execution system invokes the license and the rule base from the DFX server and invokes the self-built packaging base from the PLM system to automatically analyze the PCB layout.
The self-built encapsulation library integrated in the PLM system is pre-built in advance, and related personnel update daily and timely according to actual requirements.
The analysis principle is as follows.
And verifying the license, if the license passes, continuing the subsequent flow, otherwise, terminating the analysis flow.
And extracting the detailed data of the package from the PCB single board layout according to the self-built package library.
Material information (material classification: patch capacitance in the embodiment) corresponding to the above detailed data is found in the BOM.
And analyzing according to the selected rule group, the material information, the packaged detailed packaging data and the analysis task parameters.
Step 6: after analysis is completed, analysis results are generated and stored in the DFX server for downloading and viewing.
Step 7: the PLM system reads and outputs and displays the analysis result in the DFX server; and popping up a prompt for completing analysis on a mobile phone of a relevant person.
If all items in the analysis result are low risk, namely, no items which do not accord with the rule exist, the follow-up board throwing process is normally carried out, and otherwise, alarm information is sent to the related party.
The above embodiments are illustrative of the specific embodiments of the present invention, and not restrictive, and various changes and modifications may be made by those skilled in the relevant art without departing from the spirit and scope of the invention, so that all such equivalent embodiments are intended to be within the scope of the invention.
Claims (2)
1. A PCB layout analysis method based on a DFX design execution system is characterized by comprising the following steps:
step 1: logging in a WEB client of the PLM system and the DFX design execution system;
step 2: importing PCB layout data and corresponding BOM files into a PLM system;
step 3: configuring the analysis task parameters in the PLM system;
step 4: the PLM system automatically leads the PCB layout data and the corresponding BOM file as well as the analysis task parameters into the WEB client of the DFX design execution system;
step 5: according to the PCB layout data, the corresponding BOM file and the analysis task parameter, the WEB client of the DFX design execution system invokes a license and a rule base from the DFX server and invokes a self-built packaging base to automatically analyze the PCB layout;
step 6: after analysis is completed, an analysis result is generated and stored in a DFX server for downloading and viewing;
step 7: the PLM system reads and outputs and displays the analysis result in the DFX server, and sends out a prompt for the completion of analysis.
2. The method for analyzing a PCB layout based on a DFX design execution system as recited in claim 1, wherein the self-built package library is integrated in a PLM system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311675882.7A CN117391042B (en) | 2023-12-08 | 2023-12-08 | PCB layout analysis method based on DFX design execution system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311675882.7A CN117391042B (en) | 2023-12-08 | 2023-12-08 | PCB layout analysis method based on DFX design execution system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN117391042A CN117391042A (en) | 2024-01-12 |
| CN117391042B true CN117391042B (en) | 2024-03-12 |
Family
ID=89437688
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311675882.7A Active CN117391042B (en) | 2023-12-08 | 2023-12-08 | PCB layout analysis method based on DFX design execution system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117391042B (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101482895A (en) * | 2002-02-22 | 2009-07-15 | 弗莱克斯特罗尼克斯美国国际公司 | Electronic component design, procurement and manufacturing collaboration |
| WO2011006425A1 (en) * | 2009-07-16 | 2011-01-20 | 唐山轨道客车有限责任公司 | Method and platform for integrating a heterogeneous collaborative design system of work group and product lifecycle management system |
| CN102542116A (en) * | 2012-01-06 | 2012-07-04 | 深圳市汉普电子技术开发有限公司 | Method and device of DFM (Design for Manufacturability) analysis automation |
| CN105590004A (en) * | 2016-01-12 | 2016-05-18 | 浪潮电子信息产业股份有限公司 | Method for establishing on-line MTBF (Mean Time Between Failures) estimation library with shared BOM (Bill of Material) of PLM (Product Lifecycle Management) system |
| CN109240835A (en) * | 2018-08-30 | 2019-01-18 | 河南省西峡汽车水泵股份有限公司 | A kind of PLM system and ERP system interconnection method |
| CN110443552A (en) * | 2019-08-15 | 2019-11-12 | 京东方科技集团股份有限公司 | A kind of method and device of product master data message automatic transmission |
| CN112966240A (en) * | 2021-03-17 | 2021-06-15 | 青岛鼎信通讯股份有限公司 | Method applied to DFM system integration |
| WO2022175705A1 (en) * | 2021-02-16 | 2022-08-25 | Siemens Industry Software Inc. | Method and system for activating a pcb analysis utilizing manufacturing capability data |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11537390B2 (en) * | 2018-01-05 | 2022-12-27 | Syracuse University | Smart products lifecycle management platform |
| US11900073B2 (en) * | 2021-09-07 | 2024-02-13 | Lilt, Inc. | Partial execution of translation in browser |
-
2023
- 2023-12-08 CN CN202311675882.7A patent/CN117391042B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101482895A (en) * | 2002-02-22 | 2009-07-15 | 弗莱克斯特罗尼克斯美国国际公司 | Electronic component design, procurement and manufacturing collaboration |
| WO2011006425A1 (en) * | 2009-07-16 | 2011-01-20 | 唐山轨道客车有限责任公司 | Method and platform for integrating a heterogeneous collaborative design system of work group and product lifecycle management system |
| CN102542116A (en) * | 2012-01-06 | 2012-07-04 | 深圳市汉普电子技术开发有限公司 | Method and device of DFM (Design for Manufacturability) analysis automation |
| CN105590004A (en) * | 2016-01-12 | 2016-05-18 | 浪潮电子信息产业股份有限公司 | Method for establishing on-line MTBF (Mean Time Between Failures) estimation library with shared BOM (Bill of Material) of PLM (Product Lifecycle Management) system |
| CN109240835A (en) * | 2018-08-30 | 2019-01-18 | 河南省西峡汽车水泵股份有限公司 | A kind of PLM system and ERP system interconnection method |
| CN110443552A (en) * | 2019-08-15 | 2019-11-12 | 京东方科技集团股份有限公司 | A kind of method and device of product master data message automatic transmission |
| WO2022175705A1 (en) * | 2021-02-16 | 2022-08-25 | Siemens Industry Software Inc. | Method and system for activating a pcb analysis utilizing manufacturing capability data |
| CN112966240A (en) * | 2021-03-17 | 2021-06-15 | 青岛鼎信通讯股份有限公司 | Method applied to DFM system integration |
Non-Patent Citations (4)
| Title |
|---|
| DFM技术在PCB设计中的应用;张文怡;《电子工艺技术》;20100918;全文 * |
| DFM软件Trilogy 5000的介绍与应用研究;陈彬;《电子技术》;20100125;全文 * |
| Which PLM Tools Should You Use for PCB Design?;Cadence PCB Solutions;《PCB Design & Analysis》;20220428;全文 * |
| 基于PLM系统的工程机械产品数据管理与应用;刘志鹏;黎伟福;陈玉磊;;建设机械技术与管理;20190820(08);全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN117391042A (en) | 2024-01-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111414172B (en) | Automatic deployment and release system and method for application software | |
| CN102236672B (en) | A kind of data lead-in method and device | |
| CN102693183B (en) | Method and system for realizing automatic software testing | |
| CN109448100B (en) | Three-dimensional model format conversion method, system, computer device and storage medium | |
| CN109302522A (en) | Test method, device and computer system and medium | |
| CN104102489A (en) | Third-party database APP (Application) construction system and construction method | |
| CN113778898B (en) | User interface automatic test method and device, electronic equipment and storage medium | |
| CN104268079A (en) | POS (Point Of Sale) application program testing method and system | |
| CN102750301A (en) | Blueprint generating method for integrated avionic system model aiming at architecture analysis and design language (AADL) description | |
| CN110275826A (en) | Automated testing method, device and computer readable storage medium | |
| WO2021097824A1 (en) | Code quality and defect analysis method, server and storage medium | |
| CN112989732A (en) | Packaging design manufacturability analysis method, system, medium, equipment and application | |
| CN113448862A (en) | Software version testing method and device and computer equipment | |
| CN107621963A (en) | A kind of software deployment method, software deployment system and electronic equipment | |
| CN117391042B (en) | PCB layout analysis method based on DFX design execution system | |
| CN109471646A (en) | A kind of upgrade method, device and the storage medium of the BMC version of server | |
| CN106529070B (en) | Circuit board CAM data automatic processing method and system | |
| CN112016256A (en) | Integrated circuit development platform, method, storage medium and equipment | |
| CN113110872B (en) | Android automatic configuration construction platform and operation method | |
| CN114895916A (en) | Code deployment method, device, storage medium and electronic equipment | |
| CN115658069A (en) | Project packaging and online compiling method for release platform | |
| CN114896161A (en) | File construction method and device based on artificial intelligence, computer equipment and medium | |
| CN114119795A (en) | Paperless auditing method, PLM system, tablet personal computer device and storage medium | |
| CN114564213A (en) | Pre-installed software deployment method, system, terminal and storage medium | |
| CN114265595A (en) | Cloud native application development and deployment system and method based on intelligent contracts |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |