CN117350233A - Signal line processing method and device and electronic equipment - Google Patents
Signal line processing method and device and electronic equipment Download PDFInfo
- Publication number
- CN117350233A CN117350233A CN202311125923.5A CN202311125923A CN117350233A CN 117350233 A CN117350233 A CN 117350233A CN 202311125923 A CN202311125923 A CN 202311125923A CN 117350233 A CN117350233 A CN 117350233A
- Authority
- CN
- China
- Prior art keywords
- shield path
- path
- signal line
- shield
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000003672 processing method Methods 0.000 title abstract description 8
- 238000000034 method Methods 0.000 claims abstract description 41
- 238000012545 processing Methods 0.000 claims description 11
- 238000004590 computer program Methods 0.000 claims description 10
- 238000004364 calculation method Methods 0.000 claims description 6
- 230000008878 coupling Effects 0.000 abstract description 12
- 238000010168 coupling process Methods 0.000 abstract description 12
- 238000005859 coupling reaction Methods 0.000 abstract description 12
- 230000005540 biological transmission Effects 0.000 abstract description 6
- 238000013461 design Methods 0.000 abstract description 5
- 238000010586 diagram Methods 0.000 description 12
- 230000000694 effects Effects 0.000 description 9
- 239000002184 metal Substances 0.000 description 8
- 230000008569 process Effects 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 4
- 238000004891 communication Methods 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 101100517651 Caenorhabditis elegans num-1 gene Proteins 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The application relates to a processing method and device of a signal wire and electronic equipment, and relates to the technical field of circuit design, wherein the method comprises the steps of firstly acquiring layer information of the signal wire; then, based on layer information, creating a first protection Shield Path in a previous layer of the signal line and creating a second protection Shield Path in a next layer of the signal line; the first Shield Path and the second Shield Path are used for shielding interference signals from the upper surface and the lower surface of the signal line. Compared with the prior art, through the technical scheme of the application, the first Shield Path of the upper layer and the second Shield Path of the lower layer are utilized to Shield interference signals from the upper surface and the lower surface of the Path, the signals in the signal lines are comprehensively protected, coupling capacitance can be prevented from being generated between the signal lines of two transmission signals which are distributed up and down, further, signal crosstalk is caused, the safety of the signals is protected from being damaged, and the quality of the signals in the integrated circuit chip is further improved.
Description
Technical Field
The present disclosure relates to the field of circuit design technologies, and in particular, to a signal line processing method and apparatus, and an electronic device.
Background
In an Integrated Circuit (IC), a chip design is three-dimensional, and a coupling capacitance is generated between two signal lines for transmitting signals, which are arranged up and down, and the coupling capacitance causes crosstalk between signals, so that the signals are damaged.
Disclosure of Invention
In view of this, the present application provides a method and an apparatus for processing signal lines, and an electronic device, and aims to improve the technical problem that in an integrated circuit, a chip design is three-dimensional, and a coupling capacitor is generated between two signal lines for transmitting signals, which are arranged up and down, and the coupling capacitor causes crosstalk between signals, so that signals are damaged.
In a first aspect, the present application provides a method for processing a signal line, including:
acquiring layer information of a signal line;
creating a first guard (guard) Path at a previous layer of the signal line and a second guard Path at a next layer of the signal line based on the layer information;
the first Shield Path and the second Shield Path are used for shielding interference signals from the upper surface and the lower surface of the signal line.
In a second aspect, the present application provides a processing apparatus for a signal line, including:
the acquisition module is configured to acquire layer information of the signal line;
a creation module configured to create a first Shield Path at a previous layer of the signal line and a second Shield Path at a next layer of the signal line based on the layer information; the first Shield Path and the second Shield Path are used for shielding interference signals from the upper surface and the lower surface of the signal line.
In a third aspect, the present application provides a computer-readable storage medium having stored thereon a computer program which, when executed by a processor, implements the method for processing a signal line according to the first aspect.
In a fourth aspect, the present application provides an electronic device, including a storage medium, a processor, and a computer program stored on the storage medium and executable on the processor, where the processor implements the method for processing a signal line according to the first aspect when the processor executes the computer program.
By means of the technical scheme, the signal line processing method, the signal line processing device and the electronic equipment are provided. Specifically, layer information of a signal line is acquired first; then, based on layer information, creating a first guard (guard) Path at a previous layer of the signal line and a second guard Path at a next layer of the signal line; the first Shield Path and the second Shield Path are used for shielding interference signals from the upper surface and the lower surface of the signal line. Compared with the prior art, through the technical scheme of the application, the first Shield Path of the upper layer and the second Shield Path of the lower layer are utilized to Shield interference signals from the upper surface and the lower surface of the Path, the signals in the signal lines are comprehensively protected, coupling capacitance can be prevented from being generated between the signal lines of two transmission signals which are distributed up and down, further, signal crosstalk is caused, the safety of the signals is protected from being damaged, and the quality of the signals in the integrated circuit chip is further improved.
The foregoing description is only an overview of the technical solutions of the present application, and may be implemented according to the content of the specification in order to make the technical means of the present application more clearly understood, and in order to make the above-mentioned and other objects, features and advantages of the present application more clearly understood, the following detailed description of the present application will be given.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the application and together with the description, serve to explain the principles of the application.
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the following description will briefly introduce the drawings that are required to be used in the embodiments or the description of the prior art, and it is obvious to those skilled in the art that other drawings may be obtained according to these drawings.
Fig. 1 is a schematic flow chart of a signal line processing method according to an embodiment of the present application;
fig. 2 is a schematic flow chart of a signal line processing method according to an embodiment of the present application;
FIG. 3 shows a flow diagram of an example application provided by an embodiment of the present application;
FIG. 4 shows a flow diagram of an example application provided by an embodiment of the present application;
FIG. 5 shows a flowchart of an example application provided by an embodiment of the present application;
FIG. 6 shows a flow diagram of an example application provided by an embodiment of the present application;
FIG. 7 shows a flowchart of an example application provided by an embodiment of the present application;
FIG. 8 shows an effect diagram of an application example provided by an embodiment of the present application;
FIG. 9 shows an effect diagram of an application example provided by an embodiment of the present application;
FIG. 10 shows an effect diagram of an application example provided by an embodiment of the present application;
FIG. 11 shows an effect diagram of an application example provided by an embodiment of the present application;
fig. 12 is a schematic structural diagram of a processing device for signal lines according to an embodiment of the present application.
Detailed Description
Embodiments of the present application will be described in more detail below with reference to the accompanying drawings. It should be noted that, in the case of no conflict, the embodiments and features in the embodiments may be combined with each other.
Based on the content shown in the background art, in order to improve the technical problem that in the integrated circuit at present, the chip design is three-dimensional, and a coupling capacitor is generated between two signal lines for transmitting signals, wherein the two signal lines are arranged up and down, and the coupling capacitor can cause crosstalk between signals, so that the signals can be damaged. The present embodiment provides a processing method of a signal line, as shown in fig. 1, including:
step 101, layer information of the signal line is acquired.
In this embodiment of the present application, the Layer may be a Metal Layer (Metal Layer), and determining the Layer information of the signal line may be determining a Metal Layer where the signal line is currently located, and determining to create a first Shield Path, and creating a Metal Layer corresponding to the second Shield Path.
For example, if the current signal line is M2 layer, the first Shield Path may be an upper layer of the current signal line, which may be M3 layer, and the second Shield Path may be a lower layer of the current signal line, which may be M1 layer.
Step 102, creating a first Shield Path in a layer above the signal line and creating a second Shield Path in a layer below the signal line based on the layer information.
The first Shield Path and the second Shield Path are used for shielding interference signals from the upper surface and the lower surface of the signal line.
Path is a basic drawing of an integrated circuit layout, and is commonly used to wire and draw signal lines. The Center Line and Line Width are basic feature attributes of the Path, and the contour (Boundary) is generated from the Center Line and the Width. When the Shield Path corresponding to the Path is drawn, the embodiment of the application can determine the bound corresponding to the Shield Path by determining the line width and the center line of the Shield Path corresponding to the Path, and further generate the Shield Path corresponding to the Path.
Compared with the prior art, by applying the technical scheme of the embodiment, the first Shield Path of the upper layer and the second Shield Path of the lower layer are utilized to Shield the interference signals from the upper surface and the lower surface of the Path, so that the signals in the signal lines are comprehensively protected, the coupling capacitance between the signal lines of the two transmission signals which are distributed up and down is prevented, the occurrence of signal crosstalk is further caused, the signal safety is protected from being damaged, and the quality of the signals in the integrated circuit chip is further improved.
Further, as a refinement and extension of the foregoing embodiment, in order to fully describe a specific implementation procedure of the method in the embodiment of the present disclosure, an embodiment of the present application provides a specific method as shown in fig. 2, where the method includes:
step 201, layer information of a signal line is acquired.
In the embodiment of the present application, acquiring Layer information may include: the Layer of the first Shield Path is determined to be the last metal Layer of the current Path Layer, which may be the Layer of the Top Shield Path, and the Layer of the second Shield Path is determined to be the next metal Layer of the current Path Layer, which may be the Layer of Bottom Shield Path.
For example, if the current signal line is M2 layer, the Top Shield Path is M3 layer, and Bottom Shield Path is M1 layer.
Step 202, obtaining first Boundary information of a first Shield Path and second Boundary information of a second Shield Path.
Optionally, step 202 may specifically include: acquiring initial central lines corresponding to the first Shield Path and the second Shield Path; acquiring line widths corresponding to the first Shield Path and the second Shield Path; and determining first Boundary information corresponding to the first Shield Path and second Boundary information corresponding to the second Shield Path according to the initial center line and the line width.
Optionally, step 202 specifically further includes: acquiring two central lines of a Shield Path created on the left side and the right side of the same horizontal plane of a signal line; and determining initial centerlines corresponding to the first Shield Path and the second Shield Path according to the midpoints of the coordinate points corresponding to the two centerlines.
Optionally, step 202 specifically further includes: and calculating the line widths corresponding to the first Shield Path and the second Shield Path according to the line width calculation formula corresponding to the Shield Path mode.
In this embodiment of the present application, the first Boundary information may include an initial center line and a line width corresponding to the first Shield Path, and correspondingly, the second Boundary information may include an initial center line and a line width corresponding to the second Shield Path, where the initial center line and the line width corresponding to the first Shield Path included in the first Boundary information may be the same as the initial center line and the line width corresponding to the second Shield Path included in the second Boundary information.
Alternatively, a plurality of signal lines may be included in the same horizontal direction, and one created Shield Path exists between every two signal lines, and, for example, if the signal lines are currently located in the first horizontal plane of the integrated circuit, the signal lines from the first side and the corresponding Shield paths may be arranged in the first horizontal plane in a Shield Path (1), a signal line (1), a Shield Path (2), a signal line (2), a Shield Path (3), and a signal line (3).
In this embodiment of the present application, the two centerlines of the Shield Path created by the signal line on the left and right sides of the same horizontal plane may be two centerlines of the Shield Path on the leftmost side and the rightmost side of the signal line on the same horizontal plane, and if the signal line is arranged in the foregoing example, the two centerlines of the Shield Path created by the signal line on the left and right sides of the same horizontal plane may correspond to the centerlines corresponding to the Shield Path (1) and the Shield Path (n), respectively.
In this embodiment of the present application, as shown in fig. 3, specifically, the center line of the first Shield Path may be obtained, and then the center line of the last Shield Path may be obtained. The original Top/Bottom Layer Path center line is obtained through the points of the coordinates corresponding to the two points of the two center lines.
Alternatively, the line width calculation formula corresponding to the Shield Path mode may include two types as shown below, and if the line width of the first Shield Path is the same as the line width of the second Shield Path, the first Shield Path may be Top Shield Path, which is the upper Shield Path based on the current signal line level, and the second Shield Path may be Bottom Shield Path, which is the lower Shield Path based on the current signal line level.
The line width calculation Mode corresponding to the Shield Path Mode may be represented by the following formula one, where the Shield Path Mode is the event Path:
tsp_width=pitch+sp_width (formula one)
In formula one, tsp_width is the Width of the Top Shield Path.
Acquisition of Pitch may be shown by equation two as follows:
pitch=p_width+sp_width+2×sp_width (formula two)
In the formula II, the P_Width value may be determined by a Create Path- > Width set point, the SP_Wdith value may be determined by a Create Path- > Shield Path- > Width set point, the SP_space value may be determined by a Create Path- > Shield Path- > Space set point, and the Num value may be determined by a Create Path- > Number set point, greater than or equal to 1.
Optionally, the line width calculation Mode corresponding to the Shield Path Mode may also be represented By the following formula three, where the Shield Path Mode is an end Bus, and the Bus Mode is a By Pitch:
TSP_Width＝Pitch*(Num—1)+P_Width+2*(SP_Space+SP_Wdith)
(equation three)
In equation three, TSP_Width is the Width of Top Shield Path, and the Pitch value can be determined By the More Options For Bus- > By Pitch set point. The P_Width value may be determined by a CreatePath- > Width set point, the SP_Wdith value may be determined by a CreatePath- > Shield Path- > Width set point, and the SP_space value may be determined by a CreatePath- > Shield Path- > Space set point. The Num value can be determined by a Create Path- > Number set point, which is greater than or equal to 1.
The Bus Mode is By Space, and may be further determined By the above formula three, in which tsp_width is the Width of the Top Shield Path, and Pitch is represented By the following formula four:
pitch=p_space+p_width (formula four)
In equation four, P_space may be determined By the More Options For Bus- > By Space setting and P_width value may be determined By the Create Path- > Width setting. The SP_Wdith value may be determined by the CreatePath- > ShieldPath- > Width setpoint. The SP_space value may be determined by the CreatePath- > ShieldPath- > Space set point. The Num value can be determined by a Create Path- > Number set point, which is greater than or equal to 1.
In the embodiment of the present application, if the width values of Top Shield Path and Bottom Shield Path are smaller than "=minwidth" value defined in TF file, the width value is adjusted to "minWidth" value.
In the embodiment of the present application, as shown in fig. 4, the first Boundary information and the second Boundary information may be determined by corresponding initial center lines and line widths.
Step 203, adjusting an initial center line of the first Shield Path according to the first Boundary information and layer information of the signal line, and adjusting an initial center line corresponding to the second Shield Path according to the second Boundary information and layer information of the signal line.
Optionally, step 203 may specifically include: based on the first Boundary information, the second Boundary information and through hole information corresponding to the Shield Path created on the left side and the right side of the same horizontal plane of the signal line, adjusting the position of an initial center line corresponding to the first Shield Path and the position of an initial center line corresponding to the second Shield Path; based on distance information required by the signal line to create the Shield Path, the length of the initial center line corresponding to the first Shield Path and the length of the initial center line corresponding to the second Shield Path are adjusted.
Optionally, step 203 specifically further includes: based on a minimum spacing (minSpace) required by the signal line to create the Shield Path, adjusting a distance between an initial center line corresponding to the first Shield Path and the through hole (Via) and a distance between an initial center line corresponding to the second Shield Path and the Via; based on the extending direction and the length information of the signal line, the extending length of the initial central line corresponding to the first Shield Path and the extending length of the initial central line corresponding to the second Shield Path are adjusted.
In this embodiment of the present application, as shown in fig. 5, in one way of adjusting the position and length of the center line, the method is an orthogonal way, specifically, the minSpace required for creating the Shield Path by the signal line may be determined based on the initial center line and the first Boundary information corresponding to the first Shield Path, the extending direction and length information of the signal line, the Boundary information (BBox) corresponding to all the Via on the horizontal plane where the signal line is located, and the leftmost and rightmost BBox, and the position and length of the initial center line corresponding to the first Shield Path may be adjusted.
Correspondingly, the minSpace required by the signal line to create the Shield Path can be determined based on the initial center line corresponding to the second Shield Path, the second Boundary information, the extending direction and the length information of the signal line, the Boundary information (BBox) corresponding to all the Via on the horizontal plane where the signal line is located, and the leftmost BBox and the rightmost BBox, and the position and the length of the initial center line corresponding to the second Shield Path are adjusted.
In the embodiment of the present application, as shown in fig. 6: in order to adjust the position and length of the center line, a non-orthogonal mode is adopted, specifically, the shortest line segments from the Shield Path created at the leftmost side and the rightmost side to the corresponding leftmost side and rightmost side of the Via are determined, then the intersection point of the shortest line segment and the BBox of the leftmost side of the Via is determined, the initial center line corresponding to the first Shield Path is determined, the minSpace required by the signal line for creating the Shield Path is obtained, and the position and length of the initial center line corresponding to the first Shield Path are adjusted.
Correspondingly, determining the shortest line segments from the Shield Path created at the leftmost side and the rightmost side to the leftmost side and the rightmost side respectively corresponding to the two sides of the Via, determining the intersection point of the shortest line segment and the BBox of the leftmost side of the Via, determining the initial center line corresponding to the second Shield Path from the intersection point, acquiring the minSpace required by the signal line for creating the Shield Path, and adjusting the position and the length of the initial center line corresponding to the second Shield Path.
Step 204, creating a first Shield Path in a previous layer of the signal line according to the adjusted center line and the first bound information corresponding to the first Shield Path, and creating a second Shield Path in a next layer of the signal line according to the adjusted center line and the second bound information corresponding to the second Shield Path.
Compared with the prior art, by applying the technical scheme of the embodiment, whether the first Shield Path and the second Shield Path are created or not can be controlled by options through an automatic creation mode, when the first Shield Path and the second Shield Path are created, layers corresponding to the first Shield Path and the second Shield Path can be automatically selected and created according to the layers of the current Path, and when the first Shield Path and the second Shield Path are created, a Layer jump is supported, and when the first Shield Path and the second Shield Path jump, the minSpace in the process file is automatically met. The first Shield Path and the second Shield Path are used for shielding interference signals from the upper surface and the lower surface of the Path, so that signals in the signal lines are comprehensively protected, coupling capacitance can be prevented from being generated between the signal lines of two transmission signals which are distributed up and down, the occurrence of signal crosstalk is further caused, the safety of the signals is protected from being damaged, and the quality of signals in an integrated circuit chip is further improved.
Further, in order to fully describe the specific implementation procedure of the method of the present embodiment, the present embodiment provides the following examples, but is not limited thereto, and as shown in fig. 7, a flowchart of the examples is shown.
To address the effects of interfering signals from above and below the signal line, we will create two different layers of Shield paths above and below the signal line, and refer to them as Top Shield paths and Bottom Shield Path, respectively, the method of creating Top Shield paths being identical to Bottom Shield Path, the only difference being that the layers used are different.
Acquiring a Top/Bottom Shield Path central line: specifically, the center line of the first Shield Path is acquired first, and then the center line of the last Shield Path is acquired. The original Top/Bottom Layer Path central line is obtained through the points of the coordinates corresponding to the two points of the two central lines, and then the wire frame is obtained through two optional modes.
And then obtaining Layer information: the Layer of the Top Shield Path is the last metal Layer of the current Path Layer, and the Layer of Bottom Shield Path is the next metal Layer of the current Path Layer, for example: the current Path is the M2 layer, the Top Shield Path is the M3 layer, and Bottom Shield Path is the M1 layer.
Finally, the central line is adjusted in two alternative modes, namely orthogonal and non-orthogonal, when the layer is jumped, the BBox of all the Via is obtained first, then the BBox merge is formed into a large BBox, and the preliminary central line is obtained according to the BBox obtained after the merge. According to this centerline, a Top/Bottom Shield Path is drawn first, and considering the Path at any angle, the minSapce may change from angle to angle after the jump, so it may be necessary to readjust the minSpace of Top/Bottom Layer Path after the subsequent Path determination. It may also be necessary to reset the center line of Top/Bottom Layer Path later to determine the final Top/Bottom Shield Path.
The overall effect diagram is shown in fig. 8, the Path is an M2 layer, the intermediate layer Path effect diagram is shown in fig. 9, the Top Shield Path is an M3 layer, the Top Shield Path effect diagram is shown in fig. 10, the Bottom Shield Path is an M1 layer, and the Bottom Shield Path effect diagram is shown in fig. 11.
Compared with the prior art, by applying the technical scheme of the embodiment, whether the first Shield Path and the second Shield Path are created or not can be controlled by options through an automatic creation mode, when the first Shield Path and the second Shield Path are created, layers corresponding to the first Shield Path and the second Shield Path can be automatically selected and created according to the layers of the current Path, and when the first Shield Path and the second Shield Path are created, a Layer jump is supported, and when the first Shield Path and the second Shield Path jump, the minSpace in the process file is automatically met. The first Shield Path and the second Shield Path are used for shielding interference signals from the upper surface and the lower surface of the Path, so that signals in the signal lines are comprehensively protected, coupling capacitance can be prevented from being generated between the signal lines of two transmission signals which are distributed up and down, the occurrence of signal crosstalk is further caused, the safety of the signals is protected from being damaged, and the quality of signals in an integrated circuit chip is further improved.
Further, as a specific implementation of the method shown in fig. 1 to fig. 2, the present embodiment provides a processing apparatus for a signal line, as shown in fig. 12, where the apparatus includes: an acquisition module 31 and a creation module 32.
An acquisition module 31 configured to acquire layer information in which the signal line is located;
a creation module 32 configured to create a first guard Path at a previous layer of the signal line and a second guard Path at a next layer of the signal line based on the layer information; the first Shield Path and the second Shield Path are used for shielding interference signals from the upper surface and the lower surface of the signal line.
In a specific application scenario, the creating module 32 is further configured to obtain first contour Boundary information of the first Shield Path and second Boundary information of the second Shield Path, and accordingly, the creating module 32 is specifically configured to adjust an initial center line of the first Shield Path according to the first Boundary information and layer information where the signal line is located, and adjust an initial center line corresponding to the second Shield Path according to the second Boundary information and layer information where the signal line is located; and creating a first Shield Path in a layer above the signal line according to the adjusted central line corresponding to the first Shield Path and the first bound information, and creating a second Shield Path in a layer below the signal line according to the adjusted central line corresponding to the second Shield Path and the second bound information.
In a specific application scenario, the creating module 32 is specifically further configured to obtain initial centerlines corresponding to the first Shield Path and the second Shield Path; acquiring line widths corresponding to the first Shield Path and the second Shield Path; and determining the first Boundary information and the second Boundary information according to the initial center line and the line width.
In a specific application scenario, the creating module 32 is specifically further configured to obtain two centerlines of a Shield Path created on the left and right sides of the same horizontal plane by the signal line; and determining initial centerlines corresponding to the first Shield Path and the second Shield Path according to the midpoints of the coordinate points corresponding to the two centerlines.
In a specific application scenario, the creating module 32 is specifically further configured to calculate, according to a line width calculation formula corresponding to the Shield Path mode, line widths corresponding to the first Shield Path and the second Shield Path.
In a specific application scenario, the creating module 32 is specifically further configured to adjust a position of an initial center line corresponding to the first Shield Path and a position of an initial center line corresponding to the second Shield Path based on the first Boundary information, the second Boundary information, and through hole information corresponding to Shield paths created on the left and right sides of the same horizontal plane by the signal line; and adjusting the length of the initial center line corresponding to the first Shield Path and the length of the initial center line corresponding to the second Shield Path based on the distance information required by the signal line to create the Shield Path.
In a specific application scenario, the creating module 32 is specifically further configured to adjust a distance between the initial center line corresponding to the first Shield Path and the through hole Via and a distance between the initial center line corresponding to the second Shield Path and the through hole based on a minimum distance minSpace required for creating the Shield Path of the signal line; and adjusting the initial central line extension length corresponding to the first Shield Path and the initial central line extension length corresponding to the second Shield Path based on the extension direction and the length information of the signal line.
It should be noted that, for other corresponding descriptions of each functional unit related to the processing apparatus for signal lines provided in this embodiment, reference may be made to corresponding descriptions in fig. 1 to fig. 2, and detailed descriptions thereof are omitted herein.
Based on the above-described methods shown in fig. 1 to 2, correspondingly, the present embodiment further provides a computer-readable storage medium, on which a computer program is stored, which when executed by a processor, implements the above-described methods shown in fig. 1 to 2.
Based on such understanding, the technical solution of the present application may be embodied in the form of a software product, which may be stored in a non-volatile storage medium (may be a CD-ROM, a U-disk, a mobile hard disk, etc.), and includes several instructions for causing a computer device (may be a personal computer, a server, or a network device, etc.) to perform the method of each implementation scenario of the present application.
Based on the method shown in fig. 1 to 2 and the virtual device embodiment shown in fig. 12, in order to achieve the above object, the embodiment of the present application further provides an electronic device, such as a personal computer, a server, a notebook computer, an intelligent terminal of an intelligent robot, and the like, where the device includes a storage medium and a processor; a storage medium storing a computer program; a processor for executing a computer program to implement the method as described above and shown in fig. 1-2.
Optionally, the entity device may further include a user interface, a network interface, a camera, a Radio Frequency (RF) circuit, a sensor, an audio circuit, a WI-FI module, and so on. The user interface may include a Display screen (Display), an input unit such as a Keyboard (Keyboard), etc., and the optional user interface may also include a USB interface, a card reader interface, etc. The network interface may optionally include a standard wired interface, a wireless interface (e.g., WI-FI interface), etc.
It will be appreciated by those skilled in the art that the above-described physical device structure provided in this embodiment is not limited to this physical device, and may include more or fewer components, or may combine certain components, or may be a different arrangement of components.
The storage medium may also include an operating system, a network communication module. The operating system is a program that manages the physical device hardware and software resources described above, supporting the execution of information handling programs and other software and/or programs. The network communication module is used for realizing communication among all components in the storage medium and communication with other hardware and software in the information processing entity equipment.
Based on the method shown in fig. 1 to 2 and the virtual device embodiment shown in fig. 12, the present embodiment further provides a chip, including one or more interface circuits and one or more processors; the interface circuit is configured to receive a signal from a memory of an electronic device and to send the signal to the processor, the signal including computer instructions stored in the memory; the computer instructions, when executed by the processor, cause the electronic device to perform the methods described above and illustrated in fig. 1-2.
Through the description of the above embodiments, it can be clearly understood by those skilled in the art that, compared with the current prior art, by applying the technical solution of the present application, whether to create the first Shield Path and the second Shield Path by an automatic creation manner can be controlled by options, when creating the first Shield Path and the second Shield Path, the Layer corresponding to the first Shield Path and the second Shield Path can be automatically selected according to the Layer of the current Path, and when creating the first Shield Path and the second Shield Path, the skip Layer is supported, and when the skip Layer, the first Shield Path and the second Shield Path automatically satisfy the minSpace in the process file. The first Shield Path and the second Shield Path are used for shielding interference signals from the upper surface and the lower surface of the Path, so that signals in the signal lines are comprehensively protected, coupling capacitance can be prevented from being generated between the signal lines of two transmission signals which are distributed up and down, the occurrence of signal crosstalk is further caused, the safety of the signals is protected from being damaged, and the quality of signals in an integrated circuit chip is further improved.
It should be noted that in this document, relational terms such as "first" and "second" and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The foregoing is merely a specific embodiment of the application to enable one skilled in the art to understand or practice the application. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the application. Thus, the present application is not intended to be limited to the embodiments shown and described herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (10)
1. A method of processing a signal line, comprising:
acquiring layer information of a layer where a signal line is located;
creating a first guard Path at a previous layer of the signal line and a second guard Path at a next layer of the signal line based on the layer information;
the first Shield Path and the second Shield Path are used for shielding interference signals from the upper surface and the lower surface of the signal line.
2. The method of claim 1, wherein based on the layer information, creating a first Shield Path at a previous layer of the signal line and before creating a second Shield Path at a next layer of the signal line, the method further comprises:
acquiring first contour Boundary information of the first Shield Path and second Boundary information of the second Shield Path;
creating a first Shield Path at a previous layer of the signal line and a second Shield Path at a next layer of the signal line based on the layer information, comprising:
according to the first trunk information and layer information of the signal line, an initial center line of the first Shield Path is adjusted, and according to the second trunk information and layer information of the signal line, an initial center line corresponding to the second Shield Path is adjusted;
and creating a first Shield Path in a layer above the signal line according to the adjusted central line corresponding to the first Shield Path and the first bound information, and creating a second Shield Path in a layer below the signal line according to the adjusted central line corresponding to the second Shield Path and the second bound information.
3. The method of claim 2, wherein the obtaining the first bound information for the first Shield Path and the second bound information for the second Shield Path comprises:
acquiring initial central lines corresponding to the first Shield Path and the second Shield Path; the method comprises the steps of,
acquiring line widths corresponding to the first Shield Path and the second Shield Path;
and determining the first Boundary information and the second Boundary information according to the initial center line and the line width.
4. The method of claim 3, wherein obtaining initial centerlines for the first and second Shield paths comprises:
acquiring two central lines of a Shield Path created on the left side and the right side of the same horizontal plane of the signal line;
and determining initial centerlines corresponding to the first Shield Path and the second Shield Path according to the midpoints of the coordinate points corresponding to the two centerlines.
5. The method of claim 3, wherein obtaining line widths corresponding to the first Shield Path and the second Shield Path comprises:
and calculating the line widths corresponding to the first Shield Path and the second Shield Path according to a line width calculation formula corresponding to the Shield Path mode.
6. The method of claim 2, wherein the adjusting the initial center line of the first Shield Path according to the first Boundary information and the layer information of the signal line, and the adjusting the initial center line corresponding to the second Shield Path according to the second Boundary information and the layer information of the signal line, includes:
based on the first Boundary information, the second Boundary information and through hole information corresponding to the Shield Path created by the signal line on the left side and the right side of the same horizontal plane, adjusting the position of an initial center line corresponding to the first Shield Path and the position of the initial center line corresponding to the second Shield Path;
and adjusting the length of the initial center line corresponding to the first Shield Path and the length of the initial center line corresponding to the second Shield Path based on the distance information required by the signal line to create the Shield Path.
7. The method of claim 6, wherein adjusting the length of the initial centerline corresponding to the first Shield Path and the length of the initial centerline corresponding to the second Shield Path based on the distance information required for the signal line to create the Shield Path comprises:
based on the minimum distance minSpace required by the signal line to create the Shield Path, adjusting the distance between the initial center line corresponding to the first Shield Path and the through hole Via and the distance between the initial center line corresponding to the second Shield Path and the Via;
and adjusting the initial central line extension length corresponding to the first Shield Path and the initial central line extension length corresponding to the second Shield Path based on the extension direction and the length information of the signal line.
8. A processing apparatus for a signal line, comprising:
the acquisition module is configured to acquire layer information of the signal line;
a creation module configured to create a first Shield Path at a previous layer of the signal line and a second Shield Path at a next layer of the signal line based on the layer information; the first Shield Path and the second Shield Path are used for shielding interference signals from the upper surface and the lower surface of the signal line.
9. A computer readable storage medium, on which a computer program is stored, characterized in that the computer program, when being executed by a processor, implements the method of any of claims 1 to 7.
10. An electronic device comprising a storage medium, a processor and a computer program stored on the storage medium and executable on the processor, characterized in that the processor implements the method of any one of claims 1 to 7 when executing the computer program.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311125923.5A CN117350233A (en) | 2023-09-01 | 2023-09-01 | Signal line processing method and device and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311125923.5A CN117350233A (en) | 2023-09-01 | 2023-09-01 | Signal line processing method and device and electronic equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN117350233A true CN117350233A (en) | 2024-01-05 |
Family
ID=89369969
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311125923.5A Pending CN117350233A (en) | 2023-09-01 | 2023-09-01 | Signal line processing method and device and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117350233A (en) |
-
2023
- 2023-09-01 CN CN202311125923.5A patent/CN117350233A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7996806B2 (en) | Methods and apparatus for layout of multi-layer circuit substrates | |
| CN110007829A (en) | Content display method, device, terminal and storage medium | |
| JP2008084208A (en) | Apparatus, method, program for creating wiring model, and method of manufacturing device | |
| US8108814B2 (en) | Dummy metal insertion processing method and apparatus | |
| JP2014072491A (en) | Semiconductor device and method of designing semiconductor device | |
| CN109308386A (en) | The recognition methods of engineering drawing wall, device and electronic equipment | |
| CN117350233A (en) | Signal line processing method and device and electronic equipment | |
| US9317648B2 (en) | Circuit board design and correction method determining a difference between groupings of layers | |
| CN111290752B (en) | Frame processing method and device for web form | |
| US8904314B1 (en) | RC extraction for multiple patterning layout design | |
| CN105930090A (en) | Method and system for transmitting coordinate data of touch screens on basis of mobile terminals | |
| CN113610761B (en) | Method and device for judging broken line, electronic equipment and storage medium | |
| US8584076B2 (en) | Printed circuit board design assisting device, method, and program | |
| CN115390976A (en) | Layout method of interface design, display method of interface and related equipment | |
| CN111353272B (en) | Information display method and device for web form | |
| CN113449485A (en) | Lead generation method, device, equipment and storage medium | |
| CN116070576B (en) | Differential signal line-to-line-spacing modification method and device, electronic equipment and storage medium | |
| US9753901B1 (en) | Identifying important document content using geometries of page elements | |
| CN105574289B (en) | The capacitance wiring method and device such as one kind | |
| JP4701145B2 (en) | Placement model creation device, placement model creation method, and placement model creation program | |
| CN111815499A (en) | Watermark deleting method and device | |
| CN109815535B (en) | Method and device for integrally aligning graphic objects of PCB (printed Circuit Board) material | |
| CN111210425B (en) | Gold finger area identification method, device and equipment of photoelectric plate and storage medium | |
| JP2983368B2 (en) | Wiring pattern design method and CAD system for wiring pattern design | |
| US7487478B2 (en) | Method for dynamically adjusting parameter values of part heights to verify distances between parts |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |