CN117200790A - Spurious suppression method, device and system for interleaved sampling system - Google Patents
Spurious suppression method, device and system for interleaved sampling system Download PDFInfo
- Publication number
- CN117200790A CN117200790A CN202311227557.4A CN202311227557A CN117200790A CN 117200790 A CN117200790 A CN 117200790A CN 202311227557 A CN202311227557 A CN 202311227557A CN 117200790 A CN117200790 A CN 117200790A
- Authority
- CN
- China
- Prior art keywords
- sequence
- sampling
- compensation
- interleaved
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005070 sampling Methods 0.000 title claims abstract description 77
- 230000001629 suppression Effects 0.000 title claims abstract description 28
- 238000000034 method Methods 0.000 title claims abstract description 17
- 238000006243 chemical reaction Methods 0.000 claims abstract description 38
- 230000000694 effects Effects 0.000 abstract description 3
- 230000005764 inhibitory process Effects 0.000 abstract description 2
- 101100458289 Drosophila melanogaster msps gene Proteins 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000003595 spectral effect Effects 0.000 description 2
- 230000000452 restraining effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 238000000844 transformation Methods 0.000 description 1
Abstract
The invention relates to the technical field of analog-to-digital conversion, and discloses a spurious suppression method, a spurious suppression device and a spurious suppression system of an interleaving sampling system, which comprise the following steps: after the sampling system is electrified, in a state of no input signal, obtaining a non-input conversion sequence, and calculating a compensation reference value from any moment; in the state of the input signal, an input conversion sequence is obtained, and the input conversion sequence is compensated by using a compensation reference value to obtain a compensation sequence; and recovering the compensation sequence into a single-path form to obtain the spurious suppression sequence. The invention has stronger inhibition effect on the spurious in the digital signal obtained by interleaving sampling, has obvious dynamic promotion on the system, does not influence the sampling of the real signal, is easy to implement, and does not involve hardware change.
Description
Technical Field
The invention relates to the technical field of interleaved sampling, in particular to a spurious suppression method, device and system of an interleaved sampling system.
Background
The interleaved sampling is performed by simultaneously sampling a plurality of ADCs (interleaved analog-to-digital converters/sampling units) according to a certain time relationship and sequentially reorganizing the sampling results to achieve a higher sampling rate. This powerful technique is not without problems, and when the data streams from multiple ADC channels are digitally combined together to reconstruct the original input signal, a critical problem emerges, as different channels have different characteristics, introducing different distortions to the same input signal, so that the recombined signal contains a large number of extra spurs, commonly known as interleaving spurs. The most significant of these is the spurious emissions that occur due to the different dc offsets between the different channels, which are within the bandwidth of the received signal, which severely constrains the dynamics of the digital receiver sampled in this way.
Disclosure of Invention
The technical purpose is that: aiming at the technical problems, the invention provides a spurious suppression method, a spurious suppression device and a spurious suppression system for an interleaving sampling system, which can greatly reduce the power of the interleaved spurious and remarkably improve the dynamic state of a digital receiver using the mode for sampling.
The technical scheme is as follows: in order to achieve the technical purpose, the invention adopts the following technical scheme:
a spur suppression method for an interleaved sampling system, comprising the steps of:
s1, after the sampling system is electrified, obtaining a digital sequence x in an interleaving sampling mode under the state of no input signal 0 (n), then let n=2md+p, the obtained digital sequence x 0 (n) expressed as a conversion sequence in a polyphase form, resulting in an input-free conversion sequence x 0 ' (m, p), and calculating a compensation reference value Avg from any time p ；
S2, under the state of an input signal, a digital sequence x (n) is obtained in an interleaving sampling mode, then n=2MD+p is made, the obtained digital sequence x (n) is expressed as a conversion sequence in a multiphase form, and an input conversion sequence x' (m, p) is obtained;
s3, using the compensation reference value Avg p Compensating the input conversion sequence x '(m, p) to obtain a compensation sequence xc' (m, p);
and S4, letting n=2MD+p, and recovering the compensation sequence xc '(m, p) into a single-path form to obtain a spurious suppression sequence xc' (n).
Preferably, in both the step S1 and the step S2, the compensation reference value Avg is calculated according to the formula (1) p ：
In the formula (1), avg p Representing a compensation reference value, namely an average value, M represents a sequence variable after multiple phases, p represents the number of phases, M represents the total accumulated number, and D represents the number of interleaved ADCs;
preferably, in the step S4, compensation is performed according to formula (2):
xc′(m,p)＝x′(m,p)-Avg p (2)。
preferably, in S3, M is greater than or equal to 8192 according to the practically allowable time.
Preferably, in the step S1, the sampling rate of the interleaved samples is fs' =2 N ×fs，2 N Representing the number of sampling units in the sampling system, fs representing the sampling rate of each sampling unit.
A spur suppression apparatus for an interleaved sampling system, comprising:
the sampling module is used for obtaining a digital sequence x in an interleaving sampling mode in a state of no input signal after the sampling system is electrified 0 (n) and, in the state of the input signal, obtaining a digital sequence x (n) in an interleaved sampling manner;
a first conversion module for making n=2md+p, and converting the digital sequence x obtained by the sampling module 0 (n) or x (n) is expressed as a corresponding input-less conversion sequence x 0 'or has an input x' (m, p);
the compensation reference value calculation module is used for receiving the input-free conversion sequence x obtained by the first conversion module 0 ' (m, p), and calculating a compensation reference value Avg from any time p ：
The compensation processing module is used for receiving the input conversion sequence x' obtained by the first conversion modulem, p), using the compensation reference value Avg p Compensating the input conversion sequence x '(m, p) to obtain a compensation sequence xc' (m, p);
and the second conversion module is used for enabling n=2MD+p, and recovering the compensation sequence xc '(m, p) into a one-way form to obtain a spurious suppression sequence xc' (n).
An interleaved sampling system, characterized by: the spurious suppression device comprises the spurious suppression device of the interleaving sampling system.
The beneficial effects are that: due to the adoption of the technical scheme, the invention has the following beneficial effects:
the invention has stronger inhibition effect on the spurious in the digital signal obtained by interleaving sampling, has obvious dynamic promotion on the system, does not influence the sampling of the real signal, is easy to implement, and does not involve hardware change.
Drawings
FIG. 1 is a flow chart of a method for suppressing interleaved sample spurs in accordance with the present invention;
FIG. 2 is a power spectral density of an empty before compensation in an embodiment;
fig. 3 is a power spectral density of the compensated idle load in the embodiment.
Detailed Description
Embodiments of the present invention will be described in detail below with reference to the accompanying drawings.
Example 1
The invention provides a method for restraining interleaving sampling strays, which is shown in figure 1 and comprises the following steps:
s1, a sampling system is formed by 2 N (D) The ADC with the sampling rate fs is formed, the digital sequence x (n) is obtained by interleaving sampling, and the sampling rate after interleaving is fs' =2 N ×fs；
S2, representing the obtained digital sequence x (n) in the following form, wherein n=2MD+p, and x (n) can be represented by x' (m, p;
s3, after the sampling system is electrified each time, obtaining x' (m, p) under the state of no input signal, and starting to calculate a compensation reference value from any moment
Avg p Is a mean value, M represents the sequence variable after multiple phases, p represents the number of phases, M represents the total number of accumulated, D represents the number of interleaved ADCs, M can be selected according to the practically allowable time, and typically M is larger than or equal to 8192.
S4, for the subsequent sampling data, each path of signal x ' (m, p) is compensated, and a specific compensation method is xc ' (m, p) =x ' (m, p) -Avg p Obtaining compensated data xc' (m, p);
s5, let n=2MD+p, restore xc '(m, p) to single-path form xc' (n), the stray power of the sequence is obviously reduced, and the sampling of external real signals is not affected.
Because each ADC adopted by the interleaving sampling has different direct current offsets, the method acquires long-time data through the system every time of power-on, calculates the direct current offset amplitude of each ADC, namely the compensation reference value, and uses a direct current quantity with opposite phase to cancel the inherent direct current offset when the system works, thereby reducing strays.
Examples
S1, a sampling system consists of 2 ADCs with sampling rate of 1200Msps, and a digital sequence x (n) is obtained by interleaving sampling, wherein the interleaved sampling rate is fs' =2×1200 Msps=2400 Msps;
s2, representing the obtained digital sequence x (n) as the following form, wherein n=4m+p, and x (n) can be represented by x' (m, p);
s3, after the sampling system is electrified each time, obtaining x' (m, p) under the state of no input signal, and starting calculation from any momentLet m=8192.
S4, for the subsequent sampling data, each path of signal x ' (m, p) is compensated, and a specific compensation method is xc ' (m, p) =x ' (m, p) -Avg p Obtaining compensated data xc' (m, p);
s5, let n=2md+p, restore xc '(m, p) to one-way form xc' (n).
Comparing fig. 2 and fig. 3, it can be seen that the sequence stray power is significantly reduced, the maximum stray point power before compensation is-60.251 dBFS, the maximum stray point power after compensation is-76.691 dBFS, and the effect is significant.
Example two
The embodiment provides a spurious suppression device of an interleaved sampling system, which comprises:
the sampling module is used for obtaining a digital sequence x (n) in an interleaving sampling mode;
a first conversion module for letting n=2md+p, representing the obtained digital sequence x (n) as a conversion sequence;
the compensation reference value calculation module is used for receiving the input-free conversion sequence x obtained by the first conversion module in a state of no input signal after the sampling system is electrified 0 ' (m, p), and calculating a compensation reference value Avg from any time p ：
The compensation processing module is used for receiving the input conversion sequence x' (m, p) obtained by the first conversion module in the state of the input signal after the sampling system is electrified every time, and using the compensation reference value Avg p Compensating the input conversion sequence x '(m, p) to obtain a compensation sequence xc' (m, p);
and the second conversion module is used for enabling n=2MD+p, and recovering the compensation sequence xc '(m, p) into a one-way form to obtain a spurious suppression sequence xc' (n).
In still another embodiment of the present invention, an interleaved sampling system is provided, including the spur suppression device of the interleaved sampling system in the first embodiment.
The foregoing has shown and described the basic principles, principal features and advantages of the invention. It will be appreciated by persons skilled in the art that the above embodiments are not intended to limit the invention in any way, and that all technical solutions obtained by means of equivalent substitutions or equivalent transformations fall within the scope of the invention.
Claims (7)
1. A spur suppression method for an interleaved sampling system, comprising the steps of:
s1, after the sampling system is electrified, obtaining a digital sequence x in an interleaving sampling mode under the state of no input signal 0 (n), then let n=2md+p, the obtained digital sequence x 0 (n) expressed as a conversion sequence in a polyphase form, resulting in an input-free conversion sequence x 0 ' (m, p), and calculating a compensation reference value Avg from any time p ；
S2, under the state of an input signal, a digital sequence x (n) is obtained in an interleaving sampling mode, then n=2MD+p is made, the obtained digital sequence x (n) is expressed as a conversion sequence in a multiphase form, and an input conversion sequence x' (m, p) is obtained;
s3, using the compensation reference value Avg p Compensating the input conversion sequence x '(m, p) to obtain a compensation sequence xc' (m, p);
and S4, letting n=2MD+p, and recovering the compensation sequence xc '(m, p) into a single-path form to obtain a spurious suppression sequence xc' (n).
2. The spurious suppression method of an interleaved sampling system according to claim 1 wherein in both step S1 and step S2, a compensation reference value Avg is calculated according to equation (1) p ：
In the formula (1), avg p The compensation reference value is represented as an average value, M represents a sequence variable after multiple phases, p represents the number of phases, M represents the total accumulated number, and D represents the number of interleaved ADCs.
3. The spurious suppression method of an interleaved sampling system according to claim 1 wherein in step S3, compensation is performed according to equation (2):
xc′(m，p)＝x′(m，p)-Avg p (2)。
4. the spurious suppression method of an interleaved sampling system according to claim 1 wherein: in the step S3, M is selected according to the practically allowable time, and M is more than or equal to 8192.
5. The spurious suppression method of an interleaved sampling system according to claim 1 wherein: in the step S1, the sampling rate of the interleaved samples is fs' =2 N ×fs，2 N Representing the number of sampling units in the sampling system, fs representing the sampling rate of each sampling unit.
6. A spur suppression apparatus for an interleaved sampling system, comprising:
the sampling module is used for obtaining a digital sequence x in an interleaving sampling mode in a state of no input signal after the sampling system is electrified 0 (n) and, in the state of the input signal, obtaining a digital sequence x (n) in an interleaved sampling manner;
a first conversion module for making n=2md+p, and converting the digital sequence x obtained by the sampling module 0 (n) or x (n) is expressed as a corresponding input-less conversion sequence x 0 'or has an input x' (m, p);
the compensation reference value calculation module is used for receiving the input-free conversion sequence x obtained by the first conversion module 0 ' (m, p), and calculating a compensation reference value Avg from any time p ：
A compensation processing module for receiving the input conversion sequence x' (m, p) obtained by the first conversion module and using the compensation reference value Avg p Compensating the input conversion sequence x '(m, p) to obtain a compensation sequence xc' (m, p);
and the second conversion module is used for enabling n=2MD+p, and recovering the compensation sequence xc '(m, p) into a one-way form to obtain a spurious suppression sequence xc' (n).
7. An interleaved sampling system, characterized by: spur suppression means comprising the interleaved sampling system of claim 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311227557.4A CN117200790B (en) | 2023-09-22 | Spurious suppression method, device and system for interleaved sampling system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311227557.4A CN117200790B (en) | 2023-09-22 | Spurious suppression method, device and system for interleaved sampling system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN117200790A true CN117200790A (en) | 2023-12-08 |
| CN117200790B CN117200790B (en) | 2024-04-12 |
Family
ID=
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103067006A (en) * | 2012-11-22 | 2013-04-24 | 北京工业大学 | Real-time correction method of time error of time-interleaved analog-digital conversion system |
| CN103944568A (en) * | 2014-04-08 | 2014-07-23 | 北京时代民芯科技有限公司 | Sampling clock generation circuit for multichannel time interleaving analog-digital converter |
| US9143147B1 (en) * | 2014-07-03 | 2015-09-22 | Keysight Technologies, Inc. | Calibration of inter-slice gain and offset errors in time-interleaved analog-to- digital converter |
| US20150381193A1 (en) * | 2014-06-25 | 2015-12-31 | Huawei Technologies Co., Ltd. | Multi-channel time-interleaved analog-to-digital converter |
| CN107359877A (en) * | 2017-06-28 | 2017-11-17 | 中国工程物理研究院电子工程研究所 | The digital blind compensation method of time-interleaved sampling ADC of ultra-broadband signal |
| US20180138919A1 (en) * | 2015-05-29 | 2018-05-17 | Telefonaktiebolaget Lm Ericsson (Publ) | Analog-To-Digital Converter System |
| US20200229206A1 (en) * | 2017-12-30 | 2020-07-16 | Intel Corporation | Methods and devices for wireless communications |
| US20220149855A1 (en) * | 2019-01-18 | 2022-05-12 | Precision Receivers Incorporated | Spur reduction for analog-to-digital converters |
| CN115459770A (en) * | 2022-09-19 | 2022-12-09 | 中国电子科技集团公司第十四研究所 | Correction method for sampling time mismatch of multichannel time-interleaved ADC (analog to digital converter) |
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103067006A (en) * | 2012-11-22 | 2013-04-24 | 北京工业大学 | Real-time correction method of time error of time-interleaved analog-digital conversion system |
| CN103944568A (en) * | 2014-04-08 | 2014-07-23 | 北京时代民芯科技有限公司 | Sampling clock generation circuit for multichannel time interleaving analog-digital converter |
| US20150381193A1 (en) * | 2014-06-25 | 2015-12-31 | Huawei Technologies Co., Ltd. | Multi-channel time-interleaved analog-to-digital converter |
| US9143147B1 (en) * | 2014-07-03 | 2015-09-22 | Keysight Technologies, Inc. | Calibration of inter-slice gain and offset errors in time-interleaved analog-to- digital converter |
| US20180138919A1 (en) * | 2015-05-29 | 2018-05-17 | Telefonaktiebolaget Lm Ericsson (Publ) | Analog-To-Digital Converter System |
| CN107359877A (en) * | 2017-06-28 | 2017-11-17 | 中国工程物理研究院电子工程研究所 | The digital blind compensation method of time-interleaved sampling ADC of ultra-broadband signal |
| US20200229206A1 (en) * | 2017-12-30 | 2020-07-16 | Intel Corporation | Methods and devices for wireless communications |
| US20220149855A1 (en) * | 2019-01-18 | 2022-05-12 | Precision Receivers Incorporated | Spur reduction for analog-to-digital converters |
| CN115459770A (en) * | 2022-09-19 | 2022-12-09 | 中国电子科技集团公司第十四研究所 | Correction method for sampling time mismatch of multichannel time-interleaved ADC (analog to digital converter) |
Non-Patent Citations (2)
| Title |
|---|
| HAN NIU等: "An Efficient Spur-Aliasing-Free Spectral Calibration Technique in Time-Interleaved ADCs.", 《IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 》, vol. 67, no. 7, pages 2229 - 2238, XP011795887, DOI: 10.1109/TCSI.2020.2975304 * |
| 黄仰超等: "双通道时间交织ADC采样系统的频域纠正补偿", 《电讯技术》, vol. 56, no. 4, pages 408 - 411 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| USRE45343E1 (en) | Calibration of offset gain and phase errors in M-channel time-interleaved analog-to-digital converters | |
| TWI330000B (en) | A calibration apparatus for mismatches of time-interleaved analog-to-digital converter | |
| US8212697B2 (en) | Methods of and arrangements for offset compensation of an analog-to-digital converter | |
| US8519875B2 (en) | System and method for background calibration of time interleaved analog to digital converters | |
| TWI467927B (en) | Converter system, continuous-time oversampled converter and converting method therein | |
| WO2017006297A2 (en) | Hybrid charge-sharing charge-redistribution dac for successive approximation analog-to-digital converters | |
| US7916054B2 (en) | K-delta-1-sigma modulator | |
| US9172388B1 (en) | High speed interleaved ADC with compensation for DC offset mismatch | |
| US20090128384A1 (en) | Multi-Standard Analog-To-Digital Data Conversion | |
| US20090009371A1 (en) | Method and apparatus for a/d conversion | |
| CN112751564A (en) | Sampling clock phase mismatch error estimation method and device | |
| US9748967B1 (en) | Periodic signal averaging with a time interleaving analog to digital converter | |
| CN117200790B (en) | Spurious suppression method, device and system for interleaved sampling system | |
| US10749485B2 (en) | Digital predistortion processing apparatus | |
| CN117200790A (en) | Spurious suppression method, device and system for interleaved sampling system | |
| US11152950B2 (en) | Analog-to-digital conversion device comprising two cascaded noise-shaping successive approximation register analog-to-digital conversion stages, and related electronic sensor | |
| JPWO2011039859A1 (en) | Analog-digital converter and semiconductor integrated circuit device using the same | |
| KR20090038679A (en) | Apparatus and method for algorithmic digital analog converting | |
| Abbaszadeh et al. | An efficient postprocessor architecture for channel mismatch correction of time interleaved ADCs | |
| CN115097497B (en) | Amplitude and phase correction method and system of multi-channel receiver | |
| EP1447912B1 (en) | Method and apparatus for adaptively compensating for an inaccuracy in an analog-to-digital converter | |
| US6762703B1 (en) | Sigma delta modulator | |
| Yin et al. | A channel multiplexing digital calibration technique for timing mismatch of time-interleaved ADCs | |
| Li et al. | An Efficient All-Digital Timing Skew Estimation Method for Time-Interleaved ADCs | |
| GB2171569A (en) | Analogue to digital converters |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Country or region after: China Address after: Building 4, Jiangguang Smart City East Garden, No. 15 Wenchang East Road, Guangling District, Yangzhou City, Jiangsu Province, 225006 Applicant after: Yangzhou Yuan Electronic Technology Co.,Ltd. Address before: Building 4, Jiangguang Smart City East Garden, No. 15 Wenchang East Road, Guangling District, Yangzhou City, Jiangsu Province, 225006 Applicant before: YANGZHOU YU'AN ELECTRONIC TECHNOLOGY CO.,LTD. Country or region before: China |
|
| GR01 | Patent grant |