CN117155156B - Parallel power module control method, electronic equipment and storage medium - Google Patents

Parallel power module control method, electronic equipment and storage medium Download PDF

Info

Publication number
CN117155156B
CN117155156B CN202311406590.3A CN202311406590A CN117155156B CN 117155156 B CN117155156 B CN 117155156B CN 202311406590 A CN202311406590 A CN 202311406590A CN 117155156 B CN117155156 B CN 117155156B
Authority
CN
China
Prior art keywords
power module
value
low
correction coefficient
phase output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202311406590.3A
Other languages
Chinese (zh)
Other versions
CN117155156A (en
Inventor
刘家齐
侯伟宏
刘箭
王凯
冯兴隆
刘兴业
许瑞
周国华
吕斌
黄�俊
漏亦楠
雷家兴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
State Grid Zhejiang Electric Power Co Ltd Hangzhou Xiaoshan District Power Supply Co
Southeast University
Hangzhou Power Supply Co of State Grid Zhejiang Electric Power Co Ltd
Original Assignee
State Grid Zhejiang Electric Power Co Ltd Hangzhou Xiaoshan District Power Supply Co
Southeast University
Hangzhou Power Supply Co of State Grid Zhejiang Electric Power Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by State Grid Zhejiang Electric Power Co Ltd Hangzhou Xiaoshan District Power Supply Co, Southeast University, Hangzhou Power Supply Co of State Grid Zhejiang Electric Power Co Ltd filed Critical State Grid Zhejiang Electric Power Co Ltd Hangzhou Xiaoshan District Power Supply Co
Priority to CN202311406590.3A priority Critical patent/CN117155156B/en
Publication of CN117155156A publication Critical patent/CN117155156A/en
Application granted granted Critical
Publication of CN117155156B publication Critical patent/CN117155156B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/5387Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J3/00Circuit arrangements for ac mains or ac distribution networks
    • H02J3/38Arrangements for parallely feeding a single network by two or more generators, converters or transformers
    • H02J3/46Controlling of the sharing of output between the generators, converters, or transformers
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/08Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
    • H02M1/088Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the simultaneous control of series or parallel connected semiconductor devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)

Abstract

The disclosure provides a parallel power module control method, electronic equipment and a storage medium. The specific implementation scheme is as follows: processing a difference value between a low-frequency zero-sequence circulation actual value of the slave power module and a preset low-frequency zero-sequence circulation reference value in the parallel power module by using a low-frequency zero-sequence circulation closed-loop controller to obtain a closed-loop common-mode voltage correction coefficient; superposing the common mode component of the low-frequency zero sequence circulation actual value and the common mode component of the three-phase output voltage actual value of the slave power module to obtain a feedback common mode voltage correction coefficient; adding the closed-loop common-mode voltage correction coefficient and the feedback common-mode voltage correction coefficient to obtain a target common-mode voltage correction coefficient; and performing pulse width modulation on the switching duty ratio of each bridge arm switch in the slave power module by using the target common mode voltage correction coefficient to obtain a switching signal of the slave power module so as to control the slave power module. By adopting the technical scheme disclosed by the invention, the low-frequency zero sequence circulation of the parallel power module can be restrained.

Description

Parallel power module control method, electronic equipment and storage medium
Technical Field
The present disclosure relates to the field of power conversion technology, and in particular to the field of loop current suppression. The disclosure relates to a parallel power module control method, an electronic device and a storage medium.
Background
In these new renewable energy power conversion application systems such as photovoltaic and wind power, the grid-connected inverter is a very critical link for converting new renewable energy into electric energy through a power converter and using the electric energy, and is also an essential interface between a power conversion device and an ac power grid, and a significant part of the electric energy generated by the energy power conversion device and equipment is converted into ac power with the same voltage frequency and phase as those of the ac power grid through the grid-connected inverter, and is fed into the power grid. The inversion technology is also one of core technologies for realizing efficient conversion between electric energy, and in recent years, the sequential appearance of some fully-controlled semiconductor power switching devices and high-frequency pulse width modulation technologies has prompted the explosive development of switching type inversion technologies, and switching type inverters become one of key devices in renewable energy application occasions due to unique and irreplaceable application characteristics. Meanwhile, in order to realize that the new energy grid-connected power generation system can work in a continuous, safe and stable and efficient output state, a plurality of control technologies which are developed around the connecting equipment, namely the grid-connected inverter, gradually become hot spot problems of competitive research of a plurality of researchers and research institutions. The inverter grid-connected technology is the most basic technology for realizing new energy power generation, and the power conversion system provides higher and stricter requirements on the topology structure, circuit parameters, pulse width modulation method and the like of different grid-connected inverters with respect to some grid-connected standards and index requirements of grid-connected operation of the grid-connected inverters, so that the research and development and innovation of the inverter grid-connected technology are more important.
With the continuous increase of renewable energy power conversion application systems in terms of power capacity level, the parallel control technology of the grid-connected inverters has become a popular technology for research in the renewable energy high-power conversion application field, meanwhile, the stable operation of the parallel grid-connected inverters in a grid-connected state is also a difficulty in research of the parallel control technology, the parallel grid-connected inverters always hope to stably operate for a long time, the whole parallel system can meet relevant grid-connected operation standards like a single grid-connected inverter, high-quality and high-efficiency electric energy is provided, and each grid-connected inverter module in the parallel system is not affected, so that modular operation is truly realized, a better redundancy effect is reflected, and the reliability of the power generation application system is enhanced. Therefore, the problems of deep research on parallel grid-connected operation of the inverter include parallel system topology selection formed by grid-connected inverters, model analysis of the parallel system, loop analysis of the parallel system, formulation of loop inhibition strategies, stable grid-connected operation of each module under different parameter differences in the parallel system and the like.
Disclosure of Invention
The disclosure provides a parallel power module control method, electronic equipment and a storage medium, which can solve the problems.
According to an aspect of the present disclosure, there is provided a parallel power module control method, including:
determining a low-frequency zero sequence circulation actual value of a slave power module based on a three-phase output current actual value of the slave power module in the parallel power module;
processing a difference value between the low-frequency zero sequence circulation actual value and a preset low-frequency zero sequence circulation reference value by using a low-frequency zero sequence circulation closed-loop controller to obtain a closed-loop common-mode voltage correction coefficient;
in a feedback circuit, superposing the common mode component of the low-frequency zero sequence circulation actual value and the common mode component of the three-phase output voltage actual value of the slave power module to obtain a feedback common mode voltage correction coefficient;
adding the closed-loop common-mode voltage correction coefficient and the feedback common-mode voltage correction coefficient to obtain a target common-mode voltage correction coefficient;
performing pulse width modulation on the switching duty ratio of each bridge arm switch in the slave power module by using the target common mode voltage correction coefficient to obtain a switching signal of the slave power module;
and controlling each bridge arm switch of the slave power module based on the switch signal of the slave power module.
According to another aspect of the present disclosure, there is provided an electronic device including:
at least one processor; and
a memory communicatively coupled to the at least one processor; wherein,
the memory stores instructions executable by the at least one processor to enable the at least one processor to perform any one of the parallel power module control methods of the embodiments of the present disclosure.
According to another aspect of the present disclosure, there is provided a non-transitory computer-readable storage medium storing computer instructions for causing the computer to perform any of the parallel power module control methods of the embodiments of the present disclosure.
According to the technology of the present disclosure, a low-frequency zero-sequence circulation controller is utilized to process a difference value between a low-frequency zero-sequence circulation actual value of a slave power module and a preset low-frequency zero-sequence circulation reference value in a parallel power module to obtain a closed-loop common-mode voltage correction coefficient, and simultaneously, in a feedback circuit, a common-mode component of the low-frequency zero-sequence circulation actual value and a common-mode component of a three-phase output voltage actual value of the slave power module are superimposed to obtain a feedback common-mode voltage correction coefficient, so that the two correction coefficients are added to obtain a target common-mode voltage correction coefficient. And carrying out pulse width modulation on the switching duty ratio of each bridge arm switch in the slave power module by utilizing the target correction coefficient to obtain a switching signal of the slave power module, and carrying out on-off on each bridge arm switch in the slave power module by utilizing the switching signal so as to fully inhibit low-frequency zero-sequence circulation.
It should be understood that the description in this section is not intended to identify key or critical features of the embodiments of the disclosure, nor is it intended to be used to limit the scope of the disclosure. Other features of the present disclosure will become apparent from the following specification.
Drawings
The drawings are for a better understanding of the present solution and are not to be construed as limiting the present disclosure. Wherein:
FIG. 1 is a flow chart of a method of controlling parallel power modules in accordance with an embodiment of the present disclosure;
FIG. 2 is a block diagram of a three-phase four-bridge power module according to an embodiment of the present disclosure;
FIG. 3 is a block diagram of a parallel power module according to an embodiment of the present disclosure;
FIG. 4 is a control block diagram of a low frequency zero sequence loop controller according to an embodiment of the present disclosure;
FIG. 5 is a control block diagram of a parallel power module of another embodiment of the present disclosure;
FIG. 6 is a control block diagram of a parallel power module of another embodiment of the present disclosure;
FIG. 7 is a control block diagram of a slave power module according to an embodiment of the present disclosure;
fig. 8 is a block diagram of an electronic device for implementing a parallel power module control method of an embodiment of the present disclosure.
Detailed Description
Exemplary embodiments of the present disclosure are described below in conjunction with the accompanying drawings, which include various details of the embodiments of the present disclosure to facilitate understanding, and should be considered as merely exemplary. Accordingly, one of ordinary skill in the art will recognize that various changes and modifications of the embodiments described herein can be made without departing from the scope of the present disclosure. Also, descriptions of well-known functions and constructions are omitted in the following description for clarity and conciseness.
Fig. 1 is a flowchart of a parallel power module control method according to an embodiment of the present disclosure.
As shown in fig. 1, the parallel power module control method may include:
s110, determining a low-frequency zero sequence circulation actual value of the slave power module based on the three-phase output current actual value of the slave power module in the parallel power module;
s120, processing a difference value between a low-frequency zero-sequence circulation actual value and a preset low-frequency zero-sequence circulation reference value by using a low-frequency zero-sequence circulation closed-loop controller to obtain a closed-loop common-mode voltage correction coefficient;
s130, in a feedback circuit, superposing a common-mode component of a low-frequency zero sequence circulation actual value and a common-mode component of a three-phase output voltage actual value of a slave power module to obtain a feedback common-mode voltage correction coefficient;
s140, adding the closed-loop common-mode voltage correction coefficient and the feedback common-mode voltage correction coefficient to obtain a target common-mode voltage correction coefficient;
s150, performing pulse width modulation on the switching duty ratio of each bridge arm switch in the slave power module by using the target common mode voltage correction coefficient to obtain a switching signal of the slave power module;
s160, controlling the switches of all bridge arms of the slave power module based on the switch signals of the slave power module.
The order of execution of step S120 and step S130 is not limited, and may be executed in parallel, or may be executed in the order or reverse order.
Illustratively, each of the parallel power modules may be a three-phase four-bridge power module.
Illustratively, the parallel power modules may include a master power module and one or more slave power modules.
Fig. 2 is a block diagram of a three-phase four-bridge power module according to an embodiment of the present disclosure.
Illustratively, as shown in fig. 2, the three-phase four-bridge power module includes a first dc bus capacitor CdcP, a second dc bus capacitor CdcN, and four bridge arm units. Each bridge arm unit comprises two bridge arms formed by full-control devices, a module side filter inductor Lf and a filter capacitor Cf. For any bridge arm unit, two ends of each bridge arm are respectively connected with positive and negative ends P, N of a direct current bus, the midpoint of the bridge arm is connected with a first end of a filter inductor Lf, a second end of the filter inductor Lf is connected with a first end of a filter capacitor Cf, and a second end of the filter inductor Lf is connected with a power grid through power grid impedance Lg; the second end of the filter capacitor is connected with the midpoint between the two direct current bus capacitors.
Fig. 3 is a block diagram of a parallel power module according to an embodiment of the present disclosure.
Illustratively, as shown in fig. 3, the parallel power module includes n three-phase four-leg power modules connected in parallel. The 1 st three-phase four-bridge arm power module is a master power module, and the 2 nd to n th three-phase four-bridge arm power modules are slave power modules.
It should be noted that, each slave power module has a corresponding driving control circuit to control the disconnection and connection of each bridge arm switch in the corresponding slave power module according to the switch signal. The main power module is also provided with a main power module current control module which can control the disconnection and the connection of each bridge arm switch in the main power module according to the switch signal.
By adopting the implementation mode to restrain the low-frequency zero sequence circulation of each module in the n-1 slave power modules, the low-frequency zero sequence circulation of the master power module can be restrained.
FIG. 4 is a control block diagram of a low frequency zero sequence loop controller according to an embodiment of the present disclosure;
in one embodiment, the processing, by using the low-frequency zero-sequence loop closed-loop controller, the difference between the actual low-frequency zero-sequence loop value and the preset low-frequency zero-sequence loop reference value to obtain the closed-loop common-mode voltage correction coefficient includes: multiplying the difference value between the low-frequency zero sequence circulation actual value and the low-frequency zero sequence circulation reference value by a first gain coefficient of the low-frequency zero sequence circulation closed-loop controller to obtain a first correction coefficient; multiplying the difference value between the actual value of the low-frequency zero sequence loop and the reference value of the low-frequency zero sequence loop by a second gain coefficient of the low-frequency zero sequence loop closed-loop controller to obtain a first value; adding the first value to the output value of the zero-phase low-pass filter in the low-frequency zero-sequence loop closed-loop controller before N/2 periods to obtain a second value; multiplying the negative number of the second numerical value by the zero-phase low-pass filter to obtain the periodic output value of the zero-phase low-pass filter; inputting the output value of the period of the zero-phase low-pass filter into a phase lead compensator in the low-frequency zero-sequence circulation closed-loop controller to obtain a second correction coefficient; and adding the first correction coefficient and the second correction coefficient to obtain a closed-loop common-mode voltage correction coefficient.
Wherein N is the ratio of the sampling frequency for the actual value of the three-phase output current from the power module to the fundamental frequency of the grid connected to the parallel power module.
It will be appreciated that each slave power module may be provided with a low frequency zero sequence loop controller.
It will be appreciated that the low frequency zero sequence loop closed loop controller may comprise a first gain amplifier, with which the difference between the actual value of the low frequency zero sequence loop and the reference value of the low frequency zero sequence loop is amplified to obtain the first correction factor. Wherein the first correction factor may be considered as a superposition of values for constructing the closed-loop common-mode voltage correction factor.
It will be appreciated that the low frequency zero sequence loop closed loop controller may comprise a second gain amplifier, with which the difference between the actual value of the low frequency zero sequence loop and the reference value of the low frequency zero sequence loop is amplified to obtain the first value.
It can be appreciated that the low-frequency zero-sequence loop closed-loop controller may include a zero-phase low-pass filter and a phase lead compensator, and process the output value of the second gain amplifier to obtain a second correction coefficient. Wherein the second correction factor may be considered as another superposition value for constituting a closed-loop common-mode voltage correction factor.
Referring to the virtual box in fig. 4, taking the jth slave power module as an example, the control process of the low-frequency zero-sequence loop controller connected with the jth slave power module is described as follows:
1. the difference value between the low-frequency zero sequence circulation reference value icirj and the low-frequency zero sequence circulation actual value icirj of the jth slave power module is multiplied by a first gain coefficient kpcr of the low-frequency zero sequence circulation closed-loop controller to serve as a first term of a closed-loop common-mode voltage correction coefficient mcm1.
2. And multiplying the difference value between the low-frequency zero sequence circulation reference value icirj and the low-frequency zero sequence circulation actual value icirj of the j-th slave power module by a second gain coefficient krcir of the low-frequency zero sequence circulation closed-loop controller to obtain a first value. Then, the first value is added to the output value of the zero-phase low-pass filter Q (z) N/2 cycles ago to obtain a second value, and the second value is multiplied by-1 to obtain the negative of the second value. Next, the negative number of the second value is multiplied by the zero-phase low-pass filter Q (z) to be the present period output value of the zero-phase low-pass filter Q (z).
Where n=fs/fg, fs is the sampling frequency of the actual value of the three-phase output current of the j-th slave power module, and fg is the fundamental frequency of the grid connected with the parallel power modules.
Wherein, the expression of Q (z) is Q (z) =az+b+az-1, which satisfies the following condition:
3. the output value of the zero-phase low-pass filter Q (z) in the current period is input into the phase lead compensator C (z), and the second term of the closed-loop common-mode voltage correction coefficient mcm1 output by the phase lead compensator C (z) is obtained. Wherein C (z) =zm, m is the order of phase advance.
4. The first term and the second term of the closed-loop common-mode voltage correction coefficient mcm1 are added as the closed-loop common-mode voltage correction coefficient mcm1.
Therefore, the expression of the low-frequency zero-sequence circulation closed-loop controller adopting the steps is as follows:
it should be noted that, the difference between the low-frequency zero-sequence circulation reference value icirj of the jth slave power module and the low-frequency zero-sequence circulation actual value icirj is multiplied by the first term and the second term of the expression of the low-frequency zero-sequence circulation closed-loop controller, and then the two obtained products are added to obtain the closed-loop common-mode voltage correction coefficient mcm1 of the jth slave power module.
According to the embodiment, the closed-loop common-mode voltage correction coefficient of the slave power module can be accurately calculated by using the low-frequency zero-sequence circulation controller.
In some embodiments, each slave power module is further provided with a feedback circuit to feedback the common mode component.
In one embodiment, in the feedback circuit, the common mode component of the actual value of the low-frequency zero sequence circulation and the common mode component of the actual value of the three-phase output voltage of the slave power module are superimposed to obtain a feedback common mode voltage correction coefficient, which includes: multiplying the common mode component of the low-frequency zero sequence circulation actual value by a third gain coefficient of the feedback circuit to obtain a third correction coefficient; multiplying the common mode component of the three-phase output voltage actual value of the power module by a fourth gain coefficient of the feedback circuit to obtain a fourth correction coefficient; and adding the third correction coefficient and the fourth correction coefficient to obtain a feedback common-mode voltage correction coefficient.
It will be appreciated that the feedback circuit may comprise a third gain amplifier and a fourth gain amplifier. Wherein the third gain amplifier has the third gain coefficient, and the fourth gain amplifier has the fourth gain coefficient.
It will be appreciated that the third gain amplifier and the fourth gain amplifier are connected in parallel.
It can be appreciated that the common mode component of the actual value of the low frequency zero sequence loop current is input to the third gain amplifier, resulting in a third correction factor for the output of the third gain amplifier.
It is understood that the common mode component of the actual value of the three-phase output voltage from the power module is input to the fourth gain amplifier, and the fourth correction coefficient of the output of the fourth gain amplifier is obtained.
Referring to fig. 4, below the dashed box, taking the jth slave power module as an example, a control procedure of the feedback circuit connected to the jth slave power module is described as follows:
and multiplying the common-mode component of the low-frequency zero sequence circulation actual value and the common-mode component of the three-phase output voltage actual value of the slave power module with a third gain coefficient and a fourth gain coefficient of the feedback circuit respectively, and then adding the two products to obtain a feedback common-mode voltage correction coefficient.
The feedback circuit may be expressed by the following formula:
according to the embodiment, the gain amplifier in the feedback circuit is utilized to carry out negative feedback amplification on the common-mode component, so as to obtain a feedback common-mode voltage correction coefficient.
Referring to fig. 4, taking the jth slave power module as an example, after obtaining the closed-loop common-mode voltage correction coefficient mcm1 and the feedback common-mode voltage correction coefficient mcm2 of the jth slave power module, adding the two coefficients to obtain the target common-mode voltage correction coefficient mcm of the jth slave power module.
The following will describe a process of modulating the switching information of the slave power module by using the target common-mode voltage correction coefficient, specifically as follows:
in one embodiment, the pulse width modulation of the switching duty ratio of each bridge arm switch in the slave power module by using the target common mode voltage correction coefficient to obtain a switching signal of the slave power module includes: adding the target common-mode voltage correction coefficient with the initial duty ratio of each bridge arm switch of the slave power module respectively to obtain the switch duty ratio of each bridge arm switch; and carrying out pulse width modulation on the switching duty ratio of each bridge arm switch to obtain a switching signal of the slave power module.
In one embodiment, for the initial duty ratio of each bridge arm switch of the slave power module, the method may include the following steps: performing two-phase rotation on the three-phase output current actual value of the slave power module to obtain a two-phase output current actual value of the slave power module; processing a difference value between a two-phase output current reference value indicated by a current control instruction of the slave power module and a two-phase output current actual value of the slave power module by using a proportional-integral regulator of the slave power module to obtain a two-phase output voltage reference value of the slave power module; and calculating a two-phase output voltage reference value of the slave power module and a preset O-phase bridge arm output voltage reference value by adopting a three-dimensional space vector modulation algorithm to obtain the initial duty ratio of each bridge arm switch of the slave power module.
Referring to fig. 4, taking the jth slave power module as an example, after the target common-mode voltage correction coefficient of the jth slave power module is obtained, the process of modulating the switching signal by using the coefficient is specifically as follows:
1. the actual values ioaj, iobj, iocj and iooj of the three-phase output currents of the jth slave power module are collected.
2. Calculating components iodj and ioqj of the three-phase output current actual value ioaj, iobj, iocj under a two-phase rotation coordinate system to obtain a j-th two-phase output current actual value of the slave power module:
3. and respectively performing difference between the obtained two-phase output current reference values iod _avg and ioq _avg indicated by the current control instruction of the power module j and two-phase output current actual values iodj and ioqj. Then, the difference is input into a proportional-integral regulator to obtain reference values uodj and uoqj of two-phase output voltages of the j-th slave power module, which are specifically as follows:
wherein kpij and kiij are control parameters of the proportional integral regulator of the j-th slave power module.
4. And modulating two-phase output voltage reference values uodj and uoqj of the j-th slave power module and a set O-phase bridge arm output voltage reference value uooj by adopting a three-dimensional space vector modulation algorithm to obtain initial duty ratios daj, dbj, dcj and doj of four bridge arm switches in the j-th slave power module.
5. The adopted common-mode voltage correction coefficient mcm is used for adjusting the switching duty ratio of the four bridge arm switches, and the specific formula is as follows:
and carrying out pulse width modulation on pulse information according to the switching duty ratio to obtain a switching signal of the j-th slave power module.
According to the embodiment, the switching signal of the slave power module can be modulated.
In one embodiment, for the two-phase output current reference value indicated by the current control command of the slave power module, the calculation method may include: and determining the two-phase output current reference value indicated by the current control instruction of the power module based on the ratio of the integral two-phase output current reference value of the parallel power module to the number of modules of the parallel power module.
Fig. 5 is a control block diagram of a parallel power module of an embodiment of the present disclosure.
As shown in fig. 5, an active power reference value and a reactive power reference value are input into a power control module of a power module parallel device, and an overall two-phase output current reference value of a parallel power module is calculated according to one embodiment.
And the current control module of the main power module modulates a switching signal of the main power module by using the integral two-phase output current reference value of the parallel power module and controls the main power module by using the switching signal.
And each slave power module current control module respectively modulates a switching signal of each slave power module by utilizing the integral two-phase output current reference value of the parallel power module and the target common mode modification coefficient provided by the corresponding slave power module low-frequency zero-sequence current control module, and controls the corresponding slave power module by utilizing the switching information.
Fig. 6 is a control block diagram of a parallel power module of another embodiment of the present disclosure.
In one embodiment, the input of the active power reference value and the reactive power reference value into the power control module of the power module parallel device, and the calculation to obtain the integral two-phase output current reference value of the parallel power module may include: performing two-phase rotation on the integral three-phase output current actual value of the parallel power module to obtain the integral two-phase output current actual value of the parallel power module; performing two-phase rotation on the actual value of the overall three-phase output voltage of the parallel power module to obtain the actual value of the overall two-phase output voltage of the parallel power module; determining an actual active power value and an actual reactive power value of the parallel power module based on the actual value of the integral two-phase output current and the actual value of the integral two-phase output voltage; and processing the difference value between the actual active power value and the active power reference value indicated by the active power control instruction of the parallel power module and the difference value between the actual reactive power value and the reactive power reference value indicated by the reactive power control instruction of the parallel power module by using the proportional-integral regulator of the parallel power module to obtain the integral two-phase output current reference value of the parallel power module.
As shown in fig. 5 and 6, the following describes the calculation process of the overall two-phase output current reference value of the parallel power module, which is specifically as follows:
1. and acquiring an active power reference value P indicated by an active power control instruction of the parallel power module and a reactive power reference value Q indicated by a reactive power control instruction.
2. The actual values uca, ucb and ucc of the overall three-phase output voltages of the parallel power modules are collected, and the actual values ioa sigma, iob sigma and ioc sigma of the overall three-phase output currents are collected.
3. The components of the overall three-phase output voltage actual values uca, ucb, and ucc, and the overall three-phase output current actual values ioa Σ, iob Σ, and ioc Σ in the two-phase rotation coordinate system are calculated as follows:
the phase of the actual value of the integral three-phase output voltage can be obtained by a phase-locked loop of the parallel power module.
4. The actual active power value Pe and the actual reactive power value Qe of the parallel power module are calculated, and the actual active power value Pe and the actual reactive power value Qe are specifically as follows:
5. the active power reference value P, the reactive power reference value Q, the active power actual value Pe and the reactive power actual value Qe are respectively subjected to difference, and the difference is input into a proportional integral regulator of the main power module to obtain integral two-phase output current reference values iod sigma and ioq sigma of the parallel power module, wherein the integral two-phase output current reference values iod sigma and ioq sigma are as follows:
wherein kpP and kiP are control parameters of the active power loop proportional integral regulator; kpQ, kiQ are control parameters of the reactive power loop proportional integral regulator.
Fig. 7 is a control block diagram of a slave power module according to an embodiment of the present disclosure.
In one embodiment, the control process of the main power module may include: determining a two-phase output current reference value indicated by a current control instruction of a main power module in the parallel power module according to the ratio of the overall two-phase output current reference value of the parallel power module to the number of modules of the parallel power module; performing two-phase rotation on the three-phase output current actual value of the main power module to obtain a two-phase output current actual value of the main power module; processing a difference value between a two-phase output current reference value indicated by a current control instruction of the main power module and a two-phase output current actual value of the main power module by using a ratio integral regulator of the main power module to obtain a two-phase output voltage reference value of the main power module; modulating the two-phase output voltage reference value of the main power module and the preset O-phase bridge arm output voltage reference value by using a three-dimensional space vector modulation mode to obtain a switching signal of the main power module; the main power module is controlled based on the switching signal of the main power module.
As shown in fig. 7, the following describes a modulation process of the switching signal of the main power module, specifically as follows:
1. according to the overall two-phase output current reference value of the parallel power module and the number of modules of the parallel power module, calculating two-phase output current reference values iod _avg and ioq _avg indicated by a current control instruction of the main power module, wherein the two-phase output current reference values are as follows:
wherein n is the number of power modules in the parallel device.
2. Three-phase output current actual values ioa1, iob1, ioc1 and ioo1 of the main power module are collected.
3. The components of the three-phase output current actual values ioa1, iob1 and ioc1 under the two-phase rotation coordinate system obtain two-phase output current actual values iod1 and ioq1 of the main power module, which are specifically as follows:
4. the two-phase output current reference values iod _avg and ioq _avg indicated by the current control instruction of the main power module are respectively differentiated from the two-phase output current actual values iod and ioq1 of the main power module, and the two-phase output voltage reference values uod1 and uoq1 of the main power module are obtained after the differences are respectively passed through the proportional-integral regulator, which is specifically as follows:
wherein kpi, kii1 are control parameters of the main power module current loop proportional integral regulator.
5. And obtaining a switching signal of the main power module by adopting a three-dimensional space vector modulation mode according to the two-phase output voltage reference values uod and uoq of the main power module and the set O-phase bridge arm output voltage reference value uoo.
For descriptions of specific functions and examples of each module and sub-module of the apparatus in the embodiments of the present disclosure, reference may be made to the related descriptions of corresponding steps in the foregoing method embodiments, which are not repeated herein.
In the technical scheme of the disclosure, the acquisition, storage, application and the like of the related user personal information all conform to the regulations of related laws and regulations, and the public sequence is not violated.
According to embodiments of the present disclosure, the present disclosure also provides an electronic device, a readable storage medium and a computer program product.
Fig. 8 illustrates a schematic block diagram of an example electronic device 600 that can be used to implement embodiments of the present disclosure. Electronic devices are intended to represent various forms of digital computers, such as laptops, desktops, workstations, personal digital assistants, servers, blade servers, mainframes, and other appropriate computers. The electronic device may also represent various forms of mobile apparatuses, such as personal digital assistants, cellular telephones, smartphones, wearable devices, and other similar computing apparatuses. The components shown herein, their connections and relationships, and their functions, are meant to be exemplary only, and are not meant to limit implementations of the disclosure described and/or claimed herein.
As shown in fig. 8, the apparatus 600 includes a computing unit 601 that can perform various appropriate actions and processes according to a computer program stored in a Read Only Memory (ROM) 602 or a computer program loaded from a storage unit 608 into a Random Access Memory (RAM) 603. In the RAM 603, various programs and data required for the operation of the device 600 may also be stored. The computing unit 601, ROM 602, and RAM 603 are connected to each other by a bus 604. An input/output (I/O) interface 605 is also connected to bus 604.
Various components in the device 600 are connected to the I/O interface 605, including: an input unit 606 such as a keyboard, mouse, etc.; an output unit 607 such as various types of displays, speakers, and the like; a storage unit 608, such as a magnetic disk, optical disk, or the like; and a communication unit 609 such as a network card, modem, wireless communication transceiver, etc. The communication unit 609 allows the device 600 to exchange information/data with other devices via a computer network, such as the internet, and/or various telecommunication networks.
The computing unit 601 may be a variety of general and/or special purpose processing components having processing and computing capabilities. Some examples of computing unit 601 include, but are not limited to, a Central Processing Unit (CPU), a Graphics Processing Unit (GPU), various specialized Artificial Intelligence (AI) computing chips, various computing units running machine learning model algorithms, a Digital Signal Processor (DSP), and any suitable processor, controller, microcontroller, etc. The computing unit 601 performs the various methods and processes described above, such as a parallel power module control method. For example, in some embodiments, a parallel power module control method may be implemented as a computer software program tangibly embodied on a machine-readable medium, such as storage unit 608. In some embodiments, part or all of the computer program may be loaded and/or installed onto the device 600 via the ROM 602 and/or the communication unit 609. When a computer program is loaded into RAM 603 and executed by computing unit 601, one or more steps of a parallel power module control method described above may be performed. Alternatively, in other embodiments, the computing unit 601 may be configured to perform a parallel power module control method in any other suitable manner (e.g., by means of firmware).
Various implementations of the systems and techniques described here above may be implemented in digital electronic circuitry, integrated circuit systems, field Programmable Gate Arrays (FPGAs), application Specific Integrated Circuits (ASICs), application Specific Standard Products (ASSPs), systems On Chip (SOCs), load programmable logic devices (CPLDs), computer hardware, firmware, software, and/or combinations thereof. These various embodiments may include: implemented in one or more computer programs, the one or more computer programs may be executed and/or interpreted on a programmable system including at least one programmable processor, which may be a special purpose or general-purpose programmable processor, that may receive data and instructions from, and transmit data and instructions to, a storage system, at least one input device, and at least one output device.
Program code for carrying out methods of the present disclosure may be written in any combination of one or more programming languages. These program code may be provided to a processor or controller of a general purpose computer, special purpose computer, or other programmable data processing apparatus such that the program code, when executed by the processor or controller, causes the functions/operations specified in the flowchart and/or block diagram to be implemented. The program code may execute entirely on the machine, partly on the machine, as a stand-alone software package, partly on the machine and partly on a remote machine or entirely on the remote machine or server.
In the context of this disclosure, a machine-readable medium may be a tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device. The machine-readable medium may be a machine-readable signal medium or a machine-readable storage medium. The machine-readable medium may include, but is not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing. More specific examples of a machine-readable storage medium would include an electrical connection based on one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing.
To provide for interaction with a user, the systems and techniques described here can be implemented on a computer having: a display device (e.g., a CRT (cathode ray tube) or LCD (liquid crystal display) monitor) for displaying information to a user; and a keyboard and pointing device (e.g., a mouse or trackball) by which a user can provide input to the computer. Other kinds of devices may also be used to provide for interaction with a user; for example, feedback provided to the user may be any form of sensory feedback (e.g., visual feedback, auditory feedback, or tactile feedback); and input from the user may be received in any form, including acoustic input, speech input, or tactile input.
The systems and techniques described here can be implemented in a computing system that includes a background component (e.g., as a data server), or that includes a middleware component (e.g., an application server), or that includes a front-end component (e.g., a user computer having a graphical user interface or a web browser through which a user can interact with an implementation of the systems and techniques described here), or any combination of such background, middleware, or front-end components. The components of the system can be interconnected by any form or medium of digital data communication (e.g., a communication network). Examples of communication networks include: local Area Networks (LANs), wide Area Networks (WANs), and the internet.
The computer system may include a client and a server. The client and server are typically remote from each other and typically interact through a communication network. The relationship of client and server arises by virtue of computer programs running on the respective computers and having a client-server relationship to each other. The server may be a cloud server, a server of a distributed system, or a server incorporating a blockchain.
It should be appreciated that various forms of the flows shown above may be used to reorder, add, or delete steps. For example, the steps recited in the present disclosure may be performed in parallel, sequentially, or in a different order, provided that the desired results of the disclosed aspects are achieved, and are not limited herein.
The above detailed description should not be taken as limiting the scope of the present disclosure. It will be apparent to those skilled in the art that various modifications, combinations, sub-combinations and alternatives are possible, depending on design requirements and other factors. Any modifications, equivalent substitutions, improvements, etc. that are within the principles of the present disclosure are intended to be included within the scope of the present disclosure.

Claims (10)

1. A method for controlling parallel power modules, comprising:
determining a low-frequency zero sequence circulation actual value of a slave power module based on a three-phase output current actual value of the slave power module in the parallel power module;
processing a difference value between the low-frequency zero sequence circulation actual value and a preset low-frequency zero sequence circulation reference value by using a low-frequency zero sequence circulation closed-loop controller to obtain a closed-loop common-mode voltage correction coefficient;
in a feedback circuit, superposing the common mode component of the low-frequency zero sequence circulation actual value and the common mode component of the three-phase output voltage actual value of the slave power module to obtain a feedback common mode voltage correction coefficient;
adding the closed-loop common-mode voltage correction coefficient and the feedback common-mode voltage correction coefficient to obtain a target common-mode voltage correction coefficient;
performing pulse width modulation on the switching duty ratio of each bridge arm switch in the slave power module by using the target common mode voltage correction coefficient to obtain a switching signal of the slave power module;
and controlling each bridge arm switch of the slave power module based on the switch signal of the slave power module.
2. The method according to claim 1, wherein the processing, by using a low-frequency zero-sequence loop closed-loop controller, the difference between the low-frequency zero-sequence loop actual value and a preset low-frequency zero-sequence loop reference value to obtain a closed-loop common-mode voltage correction coefficient includes:
multiplying the difference value between the low-frequency zero sequence circulation actual value and the low-frequency zero sequence circulation reference value by a first gain coefficient of the low-frequency zero sequence circulation closed-loop controller to obtain a first correction coefficient;
multiplying the difference value between the low-frequency zero sequence circulation actual value and the low-frequency zero sequence circulation reference value by a second gain coefficient of the low-frequency zero sequence circulation closed-loop controller to obtain a first numerical value;
adding the first value to the output value of the zero-phase low-pass filter in the low-frequency zero-sequence loop closed-loop controller before N/2 periods to obtain a second value, wherein N is the ratio of the sampling frequency of the three-phase output current actual value of the slave power module to the fundamental frequency of the power grid connected with the parallel power module;
multiplying the negative number of the second numerical value by the zero-phase low-pass filter to obtain the periodic output value of the zero-phase low-pass filter;
inputting the output value of the period of the zero-phase low-pass filter into a phase lead compensator in the low-frequency zero-sequence loop closed-loop controller to obtain a second correction coefficient;
and adding the first correction coefficient and the second correction coefficient to obtain the closed-loop common-mode voltage correction coefficient.
3. The method according to claim 1, wherein the step of superposing, in a feedback circuit, the common-mode component of the actual value of the low-frequency zero sequence loop and the common-mode component of the actual value of the three-phase output voltage of the slave power module to obtain a feedback common-mode voltage correction coefficient includes:
multiplying the common mode component of the low-frequency zero sequence circulation actual value by a third gain coefficient of the feedback circuit to obtain a third correction coefficient;
multiplying the common mode component of the three-phase output voltage actual value of the slave power module by a fourth gain coefficient of the feedback circuit to obtain a fourth correction coefficient;
and adding the third correction coefficient and the fourth correction coefficient to obtain the feedback common-mode voltage correction coefficient.
4. The method of claim 1, wherein the performing pulse width modulation on the switching duty cycle of each bridge arm switch in the slave power module by using the target common mode voltage correction coefficient to obtain the switching signal of the slave power module comprises:
adding the target common-mode voltage correction coefficient with the initial duty ratio of each bridge arm switch of the slave power module respectively to obtain the switch duty ratio of each bridge arm switch;
and carrying out pulse width modulation on the switching duty ratio of each bridge arm switch to obtain the switching signal of the slave power module.
5. The method as recited in claim 4, further comprising:
performing two-phase rotation on the three-phase output current actual value of the slave power module to obtain the two-phase output current actual value of the slave power module;
processing a difference value between a two-phase output current reference value indicated by a current control instruction of the slave power module and a two-phase output current actual value of the slave power module by using a proportional-integral regulator of the slave power module to obtain a two-phase output voltage reference value of the slave power module;
and calculating the two-phase output voltage reference value of the slave power module and the preset O-phase bridge arm output voltage reference value by adopting a three-dimensional space vector modulation algorithm to obtain the initial duty ratio of each bridge arm switch of the slave power module.
6. The method as recited in claim 5, further comprising:
and determining the two-phase output current reference value indicated by the current control instruction of the slave power module based on the ratio of the integral two-phase output current reference value of the parallel power module to the number of modules of the parallel power module.
7. The method as recited in claim 6, further comprising:
performing two-phase rotation on the integral three-phase output current actual value of the parallel power module to obtain the integral two-phase output current actual value of the parallel power module;
performing two-phase rotation on the actual value of the overall three-phase output voltage of the parallel power module to obtain the actual value of the overall two-phase output voltage of the parallel power module;
determining an actual active power value and an actual reactive power value of the parallel power module based on the actual value of the integral two-phase output current and the actual value of the integral two-phase output voltage;
and processing the difference value between the actual active power value and the active power reference value indicated by the active power control instruction of the parallel power module and the difference value between the actual reactive power value and the reactive power reference value indicated by the reactive power control instruction of the parallel power module by using the proportional-integral regulator of the parallel power module to obtain the integral two-phase output current reference value of the parallel power module.
8. The method as recited in claim 6, further comprising:
determining a two-phase output current reference value indicated by a current control instruction of a main power module in the parallel power module according to the ratio of the whole two-phase output current reference value of the parallel power module to the number of modules of the parallel power module;
performing two-phase rotation on the three-phase output current actual value of the main power module to obtain a two-phase output current actual value of the main power module;
processing a difference value between a two-phase output current reference value indicated by a current control instruction of the main power module and a two-phase output current actual value of the main power module by using a ratio integral regulator of the main power module to obtain a two-phase output voltage reference value of the main power module;
modulating the two-phase output voltage reference value of the main power module and the preset O-phase bridge arm output voltage reference value by using a three-dimensional space vector modulation mode to obtain a switching signal of the main power module;
and controlling the main power module based on the switch signal of the main power module.
9. An electronic device, comprising:
at least one processor; and
a memory communicatively coupled to the at least one processor;
wherein the memory stores instructions executable by the at least one processor to enable the at least one processor to perform the method of any one of claims 1-8.
10. A non-transitory computer readable storage medium storing computer instructions for causing the computer to perform the method of any one of claims 1-8.
CN202311406590.3A 2023-10-27 2023-10-27 Parallel power module control method, electronic equipment and storage medium Active CN117155156B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311406590.3A CN117155156B (en) 2023-10-27 2023-10-27 Parallel power module control method, electronic equipment and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311406590.3A CN117155156B (en) 2023-10-27 2023-10-27 Parallel power module control method, electronic equipment and storage medium

Publications (2)

Publication Number Publication Date
CN117155156A CN117155156A (en) 2023-12-01
CN117155156B true CN117155156B (en) 2024-02-06

Family

ID=88910418

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311406590.3A Active CN117155156B (en) 2023-10-27 2023-10-27 Parallel power module control method, electronic equipment and storage medium

Country Status (1)

Country Link
CN (1) CN117155156B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102142787A (en) * 2011-03-31 2011-08-03 山亿新能源股份有限公司 Parallel-running circulation control method of photovoltaic synchronization inverter on the basis of space vector pulse width modulation (SVPWM) algorithm
CN103001521A (en) * 2012-12-27 2013-03-27 哈尔滨工业大学 Circulating-current restraining method of multi-converter parallel connection system based on zero sequence current dead beat control
CN105048845A (en) * 2015-06-29 2015-11-11 电子科技大学 System inhibiting parallel zero-sequence circulating current of three-level inverter
CN106787880A (en) * 2017-01-18 2017-05-31 东南大学 A kind of low order circulation inhibition method of Modular multilevel converter
WO2022221906A1 (en) * 2021-04-19 2022-10-27 Elexsys Ip Pty Ltd Method of controlling electrical power regulating system and inverter device thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI535183B (en) * 2015-06-18 2016-05-21 台達電子工業股份有限公司 Circulating current and oscillating current suppressing method and parallel inverter drive system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102142787A (en) * 2011-03-31 2011-08-03 山亿新能源股份有限公司 Parallel-running circulation control method of photovoltaic synchronization inverter on the basis of space vector pulse width modulation (SVPWM) algorithm
CN103001521A (en) * 2012-12-27 2013-03-27 哈尔滨工业大学 Circulating-current restraining method of multi-converter parallel connection system based on zero sequence current dead beat control
CN105048845A (en) * 2015-06-29 2015-11-11 电子科技大学 System inhibiting parallel zero-sequence circulating current of three-level inverter
CN106787880A (en) * 2017-01-18 2017-05-31 东南大学 A kind of low order circulation inhibition method of Modular multilevel converter
WO2022221906A1 (en) * 2021-04-19 2022-10-27 Elexsys Ip Pty Ltd Method of controlling electrical power regulating system and inverter device thereof

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
A Centralized CB-MPC to Suppress Low-Frequency ZSCC in Modular Parallel Converters;Changpeng Jiang等;《IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS》;第68卷(第4期);2760-2771 *
并联逆变器馈电PMSM 调速系统谐波和环流控制;王政等;《电机与控制学报》;第第18卷卷(第第2期期);64-71 *

Also Published As

Publication number Publication date
CN117155156A (en) 2023-12-01

Similar Documents

Publication Publication Date Title
Fei et al. Fuzzy double hidden layer recurrent neural terminal sliding mode control of single-phase active power filter
Loh et al. Analysis of multiloop control strategies for LC/CL/LCL-filtered voltage-source and current-source inverters
Liu et al. Modelling and controller design of quasi‐Z‐source inverter with battery‐based photovoltaic power system
Zheng et al. Optimisation of LCL filter based on closed‐loop total harmonic distortion calculation model of the grid‐connected inverter
CN101976850B (en) Direct-current side control method for midline arm control model of four bridge arm photovoltaic inverter
JP2011182517A (en) Power converter
Singh et al. Single‐phase solar grid‐interfaced system with active filtering using adaptive linear combiner filter‐based control scheme
CN109327130B (en) Single-stage chained energy storage converter control method, device, equipment and storage medium
Bayhan et al. Model predictive droop control of distributed generation inverters in islanded AC microgrid
Zhou et al. Finite‐control‐set model predictive control scheme of three‐phase four‐leg back‐to‐back converter‐fed induction motor drive
Mosa et al. Control of single phase grid connected multilevel inverter using model predictive control
Azab Performance of model predictive control approach for single‐phase distributed energy grid integration with PQ control
CN117155156B (en) Parallel power module control method, electronic equipment and storage medium
CN111525604B (en) Method and system for suppressing harmonic waves of flexible direct current transmission and computer equipment
Song et al. A novel DC-link voltage control for small-scale grid-connected wind energy conversion system
CN115498616A (en) Method for quickly identifying high-frequency oscillation leading link of flexible direct-current transmission system
CN115663872A (en) Method, system, device and medium for controlling equalizing ring flow between bridge arms of m3c current converter
Suul et al. Power control of VSC HVDC converters for limiting the influence of AC unbalanced faults on multi-terminal DC grids
Xianyong et al. Power decoupling control of mmc and small-signal stability analysis of ac/dc distribution network with renewable energy
CN112909915A (en) Stability analysis method and system for direct-current voltage control system
Wang et al. Switching stabilising control of VSC‐HVDC transmission systems
CN117353338B (en) M3C-based active support control system and device for virtual synchronous machine
Zar et al. DC-link voltage balancing and control of qZ-source inverter fed induction motor drive.
CN118174582B (en) Deadbeat predictive control method
CN112994108B (en) Control method of single-stage photovoltaic grid-connected inverter

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant