CN117150996A - Method for determining problem source code generating burr signal, electronic equipment and medium - Google Patents
Method for determining problem source code generating burr signal, electronic equipment and medium Download PDFInfo
- Publication number
- CN117150996A CN117150996A CN202311418618.5A CN202311418618A CN117150996A CN 117150996 A CN117150996 A CN 117150996A CN 202311418618 A CN202311418618 A CN 202311418618A CN 117150996 A CN117150996 A CN 117150996A
- Authority
- CN
- China
- Prior art keywords
- signal
- time
- value
- burr
- determining
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 40
- 230000008859 change Effects 0.000 claims abstract description 63
- 230000008569 process Effects 0.000 claims abstract description 9
- 230000014509 gene expression Effects 0.000 claims description 43
- 238000013461 design Methods 0.000 claims description 12
- 238000012795 verification Methods 0.000 claims description 8
- 102100033828 26S proteasome regulatory subunit 10B Human genes 0.000 claims description 6
- 102100036563 26S proteasome regulatory subunit 8 Human genes 0.000 claims description 6
- 101001136753 Homo sapiens 26S proteasome regulatory subunit 8 Proteins 0.000 claims description 6
- 101150020953 PSMC6 gene Proteins 0.000 claims description 6
- 101100030895 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) RPT4 gene Proteins 0.000 claims description 6
- 238000004088 simulation Methods 0.000 claims description 6
- 239000000758 substrate Substances 0.000 claims 3
- 238000004458 analytical method Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 4
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
- G06F30/3312—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/12—Timing analysis or timing optimisation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The application relates to the technical field of chips, in particular to a method for determining a problem source code for generating a burr signal, electronic equipment and a medium, which comprises the following steps of A1, obtaining information of the burr signal to be analyzed (U, T and X) 1 ,R 1 ）,(U,T,X 2 ,R 2 ) -a }; step A2, obtaining (U, T, X) 1 ,R 1 ) Corresponding SU 1 And (U, T, X) 2 ,R 2 ) Corresponding SU 2 The method comprises the steps of carrying out a first treatment on the surface of the Step A3, if SU 1 And SU 2 If the same, judging SU 1 If yes, executing the step A4, and if no, executing the step A5; step A4, SU is processed 1 The burr signal in the step A1 is used as the burr signal to be analyzed, and the step A1 is returned; step A5, SU is processed 1 And determining a signal mark with difference of signal values as a problem source code in the process of generating signal value change twice of the burr signal to be analyzed at the moment T. The application canAnd quickly and accurately determining the problem source code generating the burr signal.
Description
Technical Field
The present application relates to the field of chip technologies, and in particular, to a method for determining a problem source code for generating a glitch signal, an electronic device, and a medium.
Background
In the process of chip design and verification, the generation of a glitch signal (glitches) brings great hidden danger to the logic function of the chip, so that the discovery and the elimination of the glitch signal are an important link of chip design and verification. The existing tool can detect the burr signal in the register simulation stage, but the existing tool still lacks a more intelligent and efficient method for helping chip design and verification personnel to quickly locate the root cause of the burr signal. Therefore, how to accurately and rapidly locate the source code of the problem of signal burr generation becomes a technical problem to be solved.
Disclosure of Invention
The application aims to provide a problem source code determining method, electronic equipment and medium for generating a burr signal, which can quickly and accurately determine the problem source code for generating the burr signal.
According to a first aspect of the present application, there is provided a problem source code determining method for generating a glitch signal, including:
step A1, obtaining the burr signal information to be analyzed { (U, T, X) 1 ,R 1 ）,(U,T,X 2 ,R 2 ) U is the identification of the burr signal to be analyzed, T is the time value generated by the burr signal to be analyzed, and X 1 For the signal value after the signal value change of U occurs for the first time at the moment T, R 1 For the time sequence value of the first signal value change of U at the moment T, X 2 For the signal value after the second signal value change of U at the moment T, R 2 The time sequence value of the signal value change of U at the time T for the second time;
step A2, obtaining (U, T, X) 1 ,R 1 ) Target drive source code SU with corresponding drive U generating first signal value change at time T 1 And (U, T, X) 2 ,R 2 ) Target drive source code SU with corresponding drive U generating second signal value change at time T 2 ；
Step A3, if SU 1 And SU 2 If the same, judging SU 1 If yes, executing the step A4, and if no, executing the step A5;
step A4, SU is processed 1 The burr signal in the SU is used as the burr signal to be analyzed to obtain the SU 1 The step A1 is executed in a return mode according to the burr signal information to be analyzed corresponding to the burr signal;
step A5, SU is processed 1 And determining a signal mark with difference of signal values as a problem source code for generating the burr signal in the process of generating the signal value change of the burr signal to be analyzed twice at the moment T.
According to a second aspect of the present application, there is provided an electronic device comprising: at least one processor; and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor, the instructions being arranged to perform the method according to the first aspect of the application.
According to a third aspect of the present application there is provided a computer readable storage medium storing computer executable instructions for performing the method of the first aspect of the present application.
Compared with the prior art, the application has obvious advantages and beneficial effects. By means of the technical scheme, the problem source code determining method, the electronic equipment and the medium for generating the burr signals can achieve quite technical progress and practicality, have wide industrial utilization value, and have at least the following beneficial effects:
the method comprises the steps of firstly obtaining target drive source codes corresponding to the occurrence of two signal value changes of a burr signal to be analyzed at the same moment, judging whether the target drive source codes contain the burr signal or not if the target drive source codes corresponding to the occurrence of two signal value changes are the same, and continuing to analyze and recursively execute the burr signal based on the burr signal in the drive source codes if the target drive source codes contain the burr signal until the target drive source codes which do not contain the burr signal are found, namely the problem source codes for generating the burr signal. The application can quickly and accurately determine the problem source code generating the burr signal.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings required for the description of the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present application, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a flowchart of a method for determining a problem source code for generating a glitch signal according to an embodiment of the present application.
Fig. 2 is a schematic diagram of a portion of source code according to an embodiment of the present application.
Detailed Description
The following description of the embodiments of the present application will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present application, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the application without making any inventive effort, are intended to fall within the scope of the application.
The embodiment of the application provides a problem source code determining method for generating a burr signal, which is shown in fig. 1 and comprises the following steps:
step A1, obtaining the burr signal information to be analyzed { (U, T, X) 1 ,R 1 ）,(U,T,X 2 ,R 2 ) U is the identification of the burr signal to be analyzed, T is the time value generated by the burr signal to be analyzed, and X 1 For the signal value after the signal value change of U occurs for the first time at the moment T, R 1 For the time sequence value of the first signal value change of U at the moment T, X 2 For the signal value after the second signal value change of U at the moment T, R 2 For the second time of sending out of U at T timeGenerating a time sequence value of the signal value change.
The glitch signal is a signal in which a plurality of signal value changes occur at the same time point. Most of the glitch signals are values that change twice at the same simulation time. For a glitch signal with a value change of more than two times, this rarely occurs in actual production. Therefore, the application mainly aims at the burr signal with two value changes, and provides a method for analyzing the source code for generating the burr value by utilizing the time sequence information of the signal.
The time sequence values of the signal value changes are used for identifying the same simulation time point, the relative precedence relation of the signal value changes is realized physically for a period of time, for example, 1ns, so that the signal value changes have precedence relation at the same time, each signal value change has a corresponding signal change time sequence value, and because the source codes are executed line by line, the time sequence value of each signal change is unique and only occurs once at the same time. Specifically, it may be set as follows: the smaller the timing value, the earlier the order of occurrence; the larger the timing value, the later the order in which the events occur. In addition, the signal value change timing value may be directly obtained through the simulator, which is not described herein.
The code is as follows: for example, #10, a=1, b= 1;c =1, the corresponding timings are shown in table 1:
because the timing value of a is the smallest, b times, c is the largest. The timing information of table 1 may be described as: at the simulation time of t=10, a=1 occurs first, b=1 occurs again, and c=1 occurs finally. In the signal value change at time #10 in table 1, "front value- > rear value" indicates that the front value is changed to the rear value, and for example, 1- >0 represents that the signal value is changed from 1 to 0.
Step A2, obtaining (U, T, X) 1 ,R 1 ) Target drive source code SU with corresponding drive U generating first signal value change at time T 1 And (U, T, X) 2 ,R 2 ) Corresponding driving U at time TTarget drive source code SU with second signal value change 2 。
It can be understood that the target driving source code of the driving U at the time T is the source code which truly generates the signal value change at the time T.
Step A3, if SU 1 And SU 2 If the same, judging SU 1 If yes, step A4 is executed, and if no, step A5 is executed.
Wherein SU 1 And SU 2 The same indicates that the target source codes of the current burr signal to be analyzed are the same, and if SU at this time 1 If the burr signal exists, the further tracking is needed, and if the burr signal does not exist, the current target source code is the problem source code. It will be appreciated that due to SU 1 And SU 2 The same applies, so SU can also be selected in step A3 and step A4 2 To be executed.
Step A4, SU is processed 1 The burr signal in the SU is used as the burr signal to be analyzed to obtain the SU 1 And (3) returning to the step A1 to execute the burr signal information to be analyzed corresponding to the burr signal.
Step A5, SU is processed 1 And determining a signal mark with difference of signal values as a problem source code for generating the burr signal in the process of generating the signal value change of the burr signal to be analyzed twice at the moment T.
It should be noted that, in step A5, the problem source code generating the glitch signal can be further located in fine granularity, and generally, SU 1 And SU 2 The same, and where no glitch is included, SU 1 The right value of (a) is necessarily a difference, which refers to the value of the signal on the right of the expression, and outputting the difference is a specific cause of generating the glitch signal.
As an embodiment, the step A1 further includes:
and A0, generating a signal value change record in a register transmission stage (Register Transfer Level, RTL for short) simulation stage, and storing the signal value change record in a preset database, wherein the signal value change record comprises a signal identification field, a current time field, a changed signal value field and a signal value change time sequence field.
In the existing database, only the change of the signal value is usually recorded, and the signal change time sequence is not recorded. And generating corresponding signal waveforms based on a preset database for display.
As an embodiment, the step A1 includes:
and step A11, acquiring a signal identifier U corresponding to the burr signal to be analyzed and input by a user and a time value T generated by the burr signal to be analyzed.
In the prior art, the burr signal and the moment corresponding to the occurrence of the burr signal can be directly identified, and the user can directly select the Mao Xin signal and the moment of occurrence of the burr signal.
Step A12, searching the preset database based on U and T, and obtaining a signal value X after the signal value change of U occurs for the first time at the moment T 1 Time sequence value R of first occurrence of signal value change 1 And a signal value X after the second occurrence of the signal value change at time T 2 Time sequence value R of second occurrence of signal value change 2 。
Step A13 based on U, T, X 1 、R 1 Generating a first set of glitch information (U, T, X) corresponding to the glitch to be analyzed 1 ,R 1 ) Based on U, T, X 2 、R 2 Generating a second set of glitch information (U, T, X) corresponding to the glitch to be analyzed 2 ,R 2 )。
As an embodiment, step A2 includes:
step A21, obtaining candidate drive source codes { S } corresponding to the moment T by U from the design source codes 1 ,S 2 ,…,S n ,…,S N S, where S n And the N candidate driving source codes corresponding to the U are the source codes which possibly cause the U to change at the T, the value range of N is 1 to N, and N is the total number of the candidate driving source codes corresponding to the U at the T moment.
The design may be specifically a chip design, and the candidate driving source codes may be directly obtained through analysis of the design source codes, which will not be described herein.
Step A22, determining (U, T, X) based on the preset database 1 ,R 1 ) Each corresponding S n A target value corresponding to each signal in each associated expression at time T, and (U, T, X) 2 ,R 2 ) Each corresponding S n A target value corresponding to each signal in each corresponding associated expression at the time T, S n The corresponding association expression is execution to S n An expression is required to be established.
In the prior art, at a certain time, the signal value changes, and it is difficult to determine whether the signal value before the change or the signal value after the change corresponds to the correlation expression, so that the target drive source code cannot be traced back accurately and quickly. According to the embodiment of the application, the signal value change time sequence is also added into the preset database, and the target value corresponding to each signal at the target moment can be accurately and rapidly determined based on the signal value change time sequence, so that the target driving source code can be rapidly and accurately determined.
Step A23, the target value and X corresponding to each signal at the time T are calculated 1 Substituting the corresponding association expressions for verification, and determining candidate source codes with all the association expressions being established as SU 1 The method comprises the steps of carrying out a first treatment on the surface of the The target value corresponding to each signal at the time T and X 2 Substituting the corresponding association expressions for verification, and determining candidate source codes with all the association expressions being established as SU 2 。
Normally, a SU can be traced by step a23 1 And one SU 2 If there is not one SU with all the associated expressions established 1 And one SU 2 Or there is one SU for which two or more all the associated expressions are true 1 And one SU 2 Tracking anomalies are declared or the source code is problematic, so error cues may be generated.
As an embodiment, in the step a22, the preset data is basedLibrary determination (U, T, X) i ,R i ) Each corresponding S n The target value corresponding to each signal in each corresponding association expression at the time T comprises:
step A221, obtaining each S n Corresponding associated expression set { E 1 n ,E 2 n ,…,E x n ,…,E f(n) n }，E x n Is S n The corresponding x-th associated expression has the value range of x from 1 to f (n), and f (n) is S n The corresponding total number of associated expressions.
It will be appreciated that the values of n are different, and that f (n) may also be different.
Step A222, obtaining each E x n Corresponding Signal identification set { G ] 1 nx ,G 2 nx ,…,G y nx ,…,G z(y) nx }，G y nx For E x n The corresponding y-th signal mark has the value range of y from 1 to z (y), and z (y) is E x n The corresponding signal identifies the total number.
It will be appreciated that the values of y are different, and that z (y) may also be different.
Step A223, obtaining each G from the preset database y nx The pre-change signal value GP corresponding to time T y nx Post-change signal value GQ y nx Sum signal value variation timing GR y nx 。
It should be noted that, because the preset database stores time information (corresponding to the current time field), signal value information (corresponding to the signal value field after change) and time information (signal value change time sequence field), the signal value before change corresponding to the time T can be obtained directly through the preset database.
Step A224, if GR y nx >R i Will (U, T, X) i ,R i ) Corresponding G y nx The target value corresponding to the time T is determined as GP y nx If GR y nx <R i Then will be%U,T,X i ,R i ) Corresponding G y nx The target value corresponding to the target moment is determined as GQ y nx The smaller the timing value, the earlier the occurrence, i=1 or 2.
It should be noted that, by precisely determining in step a224, it is possible to accurately determine the time of verification (U, T, X i ,R i ) And when the corresponding association expression is adopted, each signal is accurately valued.
As an embodiment, the step a221 includes:
and step A2211, acquiring a grammar tree corresponding to the design source code.
It should be noted that, the existing manner of generating the syntax tree falls within the protection scope of the present application, and is not described herein. The syntax tree can intuitively embody the code hierarchy.
Step A2212, slave S n Traversing the grammar tree corresponding to the design source code upwards for starting point, and determining all preset type expressions as S n Corresponding associated expressions.
Wherein the preset type expression includes: an if/else condition type expression, a case branch condition type expression, an event-triggered wait type expression, a wait condition wait type expression, an always_comb block type expression, and the like.
Step A2213, when the traversal is finished, generating S n A corresponding set of associated expressions.
In the step a2213, when a preset end traversal condition is reached, the traversal is ended,
the preset finishing traversal condition comprises: traversing to reach the top of a grammar tree corresponding to the design source code, and traversing to definition nodes of initial or always or modules or functions or tasks. It should be noted that, the top of the grammar tree corresponding to the traversal reaching design source code may be set as a default node traversal ending condition, when the definition node of initial or always or module or function or task is encountered, the traversal may not need to be traversed to the top of the grammar tree, and the traversal may be terminated in advance, but the traversal result is not affected, and the system performance is optimized.
As an example of an implementation of this embodiment,in the step A3, SU is determined 1 Whether a glitch signal is present includes:
step A31, traversing the preset database and judging SU 1 If the corresponding signal mark in the signal mark is in the condition of two signal value changes at the moment T, determining the SU 1 In which there is a glitch, otherwise, determining SU 1 No glitch signal is present in the system.
It should be noted that, since the database has explicitly recorded all the information of signal value changes, SU can be determined directly by querying the database 1 Whether there is a glitch signal, accurate and efficient.
As an embodiment, the step A5 includes:
step A51, obtaining SU 1 Signal sign set { SUG ] of the associated expression in (a) 1 ,SUG 2 ,…,SUG j ,…,SUG J }，SUG j For SU 1 The J signal sign of the associated expression in (1) is in the range of 1 to J, and J is SU 1 The total number of associated expressions in (a).
Step A52, obtaining each SUG j Target value SUG1 when signal value change occurs to burr signal to be analyzed at time T for the first time j And a target value SUG2 when the signal value change occurs for the second time at the time T of the burr signal to be analyzed j 。
Step A53, traversing all SUG1 j And SUG2 j Corresponding SUG1 j And SUG2 j Unequal SUG j And determining the problem source code for generating the glitch signal.
It should be noted that some exemplary embodiments are described as a process or a method depicted as a flowchart. Although a flowchart depicts steps as a sequential process, many of the steps may be implemented in parallel, concurrently, or with other steps. Furthermore, the order of the steps may be rearranged. The process may be terminated when its operations are completed, but may have additional steps not included in the figures. The processes may correspond to methods, functions, procedures, subroutines, and the like.
The present application is further described by a specific example, as shown in fig. 2, in this example, the signal value change information and timing information of the signal value change information of the out at the time 1 are obtained, as shown in table 2, where the signal U to be analyzed initially designated by the user is out, and the occurrence time T of the signal to be analyzed is 1:
as can be seen from the above table, in this example, (U, T, X) 1 ,R 1 ) Is (out, 1, 4), (U, T, X) 2 ,R 2 ) Is (out, 1,0,7).
Only one candidate source code corresponding to Out at the moment 1 has out=mid, and the target driving source codes corresponding to Out,1, 4 and Out,1,0,7 are obtained through analysis based on different time sequence values of Out, wherein the out=mid. As shown in table 3:
further analysis of out=mid gives table 4:
and then taking mid as a burr signal to be analyzed, obtaining candidate drive source codes of mid=in & in_inv, and obtaining target drive source codes through analysis, wherein the target drive source codes are shown in table 5:
table 6 can be obtained by further analysis of mid=in & in_inv:
as can be seen from table 6, when the signal in_inv is 1, the signal mid is driven once, and then the signal value of in_inv changes by 1- >0, and the signal mid is driven once, so that the signal value of mid changes twice, and therefore in_inv in mid=in & in_inv is determined as the problem source code for generating the glitch.
The embodiment of the application also provides electronic equipment, which comprises: at least one processor; and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor, the instructions being configured to perform the methods of embodiments of the present application.
The embodiment of the application also provides a computer readable storage medium, which stores computer executable instructions for executing the method according to the embodiment of the application.
The embodiment of the application firstly acquires the target drive source code corresponding to the occurrence of the signal value change twice of the burr signal to be analyzed at the same moment, judges whether the target drive source code contains the burr signal or not if the target drive source code corresponding to the occurrence of the signal value change twice is the same, and continues to analyze and recursively execute based on the burr signal in the drive source code if the target drive source code contains the burr signal until the target drive source code which does not contain the burr signal is found, namely the problem source code for generating the burr signal. The application can quickly and accurately determine the problem source code generating the burr signal.
The present application is not limited to the above-mentioned embodiments, but is intended to be limited to the following embodiments, and any modifications, equivalents and modifications can be made to the above-mentioned embodiments without departing from the scope of the application.
Claims (8)
1. A problem source code determining method for generating a glitch signal, comprising:
step A1, obtaining the burr signal information to be analyzed { (U, T, X) 1 ,R 1 ）,(U,T,X 2 ,R 2 ) U is the identification of the burr signal to be analyzed, T is the time value generated by the burr signal to be analyzed, and X 1 For the signal value after the signal value change of U occurs for the first time at the moment T, R 1 For the time sequence value of the first signal value change of U at the moment T, X 2 For the signal value after the second signal value change of U at the moment T, R 2 The time sequence value of the signal value change of U at the time T for the second time;
step A2, obtaining (U, T, X) 1 ,R 1 ) Target drive source code SU with corresponding drive U generating first signal value change at time T 1 And (U, T, X) 2 ,R 2 ) Target drive source code SU with corresponding drive U generating second signal value change at time T 2 ；
Step A3, if SU 1 And SU 2 If the same, judging SU 1 If yes, executing the step A4, and if no, executing the step A5;
step A4, SU is processed 1 The burr signal in the SU is used as the burr signal to be analyzed to obtain the SU 1 The step A1 is executed in a return mode according to the burr signal information to be analyzed corresponding to the burr signal;
step A5, SU is processed 1 And determining a signal mark with difference of signal values as a problem source code for generating the burr signal in the process of generating the signal value change of the burr signal to be analyzed twice at the moment T.
2. The method of claim 1, wherein the step of determining the position of the substrate comprises,
the step A1 further comprises the following steps:
and A0, generating a signal value change record in an RTL simulation stage, and storing the signal value change record into a preset database, wherein the signal value change record comprises a signal identification field, a current time field, a changed signal value field and a signal value change time sequence field.
3. The method of claim 2, wherein the step of determining the position of the substrate comprises,
the step A2 comprises the following steps:
step A21, obtaining candidate drive source codes { S } corresponding to the moment T by U from the design source codes 1 ,S 2 ,…,S n ,…,S N S, where S n The method comprises the steps that N candidate driving source codes corresponding to U are N candidate driving source codes which possibly cause U to change at T, the value range of N is 1 to N, and N is the total number of the candidate driving source codes corresponding to U at the moment T;
step A22, determining (U, T, X) based on the preset database 1 ,R 1 ) Each corresponding S n A target value corresponding to each signal in each associated expression at time T, and (U, T, X) 2 ,R 2 ) Each corresponding S n A target value corresponding to each signal in each corresponding associated expression at the time T, S n The corresponding association expression is execution to S n An expression that needs to be established;
step A23, the target value and X corresponding to each signal at the time T are calculated 1 Substituting the corresponding association expressions for verification, and determining candidate source codes with all the association expressions being established as SU 1 The method comprises the steps of carrying out a first treatment on the surface of the The target value corresponding to each signal at the time T and X 2 Substituting the corresponding association expressions for verification, and determining candidate source codes with all the association expressions being established as SU 2 。
4. The method of claim 3, wherein the step of,
in the step A22, a (U, T, X) is determined based on the preset database i ,R i ) Each corresponding S n The target value corresponding to each signal in each corresponding association expression at the time T comprises:
step A221, obtaining each S n Corresponding associated expression set { E 1 n ,E 2 n ,…,E x n ,…,E f(n) n }，E x n Is S n Corresponding x-th association expressionThe value of x is in the range of 1 to f (n), and f (n) is S n The total number of corresponding associated expressions;
step A222, obtaining each E x n Corresponding Signal identification set { G ] 1 nx ,G 2 nx ,…,G y nx ,…,G z(y) nx }，G y nx For E x n The corresponding y-th signal mark has the value range of y from 1 to z (y), and z (y) is E x n The total number of corresponding signal identifications;
step A223, obtaining each G from the preset database y nx The pre-change signal value GP corresponding to time T y nx Post-change signal value GQ y nx Sum signal value variation timing GR y nx ；
Step A224, if GR y nx >R i Will (U, T, X) i ,R i ) Corresponding G y nx The target value corresponding to the time T is determined as GP y nx If GR y nx <R i Will (U, T, X) i ,R i ) Corresponding G y nx The target value corresponding to the target moment is determined as GQ y nx The smaller the timing value, the earlier the occurrence, i=1 or 2.
5. The method of claim 2, wherein the step of determining the position of the substrate comprises,
in the step A3, SU is determined 1 Whether a glitch signal is present includes:
step A31, traversing the preset database and judging SU 1 If the corresponding signal mark in the signal mark is in the condition of two signal value changes at the moment T, determining the SU 1 In which there is a glitch, otherwise, determining SU 1 No glitch signal is present in the system.
6. The method of claim 4, wherein the step of determining the position of the first electrode is performed,
the step A5 comprises the following steps:
step (a)A51 acquisition of SU 1 Signal sign set { SUG ] of the associated expression in (a) 1 ,SUG 2 ,…,SUG j ,…,SUG J }，SUG j For SU 1 The J signal sign of the associated expression in (1) is in the range of 1 to J, and J is SU 1 The total number of associated expressions in (a);
step A52, obtaining each SUG j Target value SUG1 when signal value change occurs to burr signal to be analyzed at time T for the first time j And a target value SUG2 when the signal value change occurs for the second time at the time T of the burr signal to be analyzed j ；
Step A53, traversing all SUG1 j And SUG2 j Corresponding SUG1 j And SUG2 j Unequal SUG j And determining the problem source code for generating the glitch signal.
7. An electronic device, comprising:
at least one processor;
and a memory communicatively coupled to the at least one processor;
wherein the memory stores instructions executable by the at least one processor, the instructions being arranged to perform the method of any of the preceding claims 1-6.
8. A computer readable storage medium, characterized in that computer executable instructions are stored for performing the method of any of the preceding claims 1-6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311418618.5A CN117150996B (en) | 2023-10-30 | 2023-10-30 | Method for determining problem source code generating burr signal, electronic equipment and medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311418618.5A CN117150996B (en) | 2023-10-30 | 2023-10-30 | Method for determining problem source code generating burr signal, electronic equipment and medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN117150996A true CN117150996A (en) | 2023-12-01 |
| CN117150996B CN117150996B (en) | 2024-01-19 |
Family
ID=88910512
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311418618.5A Active CN117150996B (en) | 2023-10-30 | 2023-10-30 | Method for determining problem source code generating burr signal, electronic equipment and medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117150996B (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20180225400A1 (en) * | 2017-01-31 | 2018-08-09 | Mentor Graphics Corporation | Glitch detection at clock domain crossing |
| US20200401750A1 (en) * | 2019-06-24 | 2020-12-24 | Synopsys, Inc. | Verifying glitches in reset path using formal verification and simulation |
| CN114564392A (en) * | 2022-02-25 | 2022-05-31 | 山东云海国创云计算装备产业创新中心有限公司 | RTL simulation method and device, electronic equipment and computer readable storage medium |
| CN114691197A (en) * | 2022-03-31 | 2022-07-01 | 奇安信科技集团股份有限公司 | Code analysis method and device, electronic equipment and storage medium |
| CN115758960A (en) * | 2022-11-24 | 2023-03-07 | 深圳智微电子科技有限公司 | Verification method for chip digital time sequence design |
| CN115904855A (en) * | 2023-03-02 | 2023-04-04 | 上海合见工业软件集团有限公司 | System for determining target driving source code based on signal dynamic tracking |
| CN116303013A (en) * | 2023-03-07 | 2023-06-23 | 北京思特奇信息技术股份有限公司 | Source code analysis method, device, electronic equipment and storage medium |
-
2023
- 2023-10-30 CN CN202311418618.5A patent/CN117150996B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20180225400A1 (en) * | 2017-01-31 | 2018-08-09 | Mentor Graphics Corporation | Glitch detection at clock domain crossing |
| US20200401750A1 (en) * | 2019-06-24 | 2020-12-24 | Synopsys, Inc. | Verifying glitches in reset path using formal verification and simulation |
| CN114564392A (en) * | 2022-02-25 | 2022-05-31 | 山东云海国创云计算装备产业创新中心有限公司 | RTL simulation method and device, electronic equipment and computer readable storage medium |
| CN114691197A (en) * | 2022-03-31 | 2022-07-01 | 奇安信科技集团股份有限公司 | Code analysis method and device, electronic equipment and storage medium |
| CN115758960A (en) * | 2022-11-24 | 2023-03-07 | 深圳智微电子科技有限公司 | Verification method for chip digital time sequence design |
| CN115904855A (en) * | 2023-03-02 | 2023-04-04 | 上海合见工业软件集团有限公司 | System for determining target driving source code based on signal dynamic tracking |
| CN116303013A (en) * | 2023-03-07 | 2023-06-23 | 北京思特奇信息技术股份有限公司 | Source code analysis method, device, electronic equipment and storage medium |
Non-Patent Citations (1)
| Title |
|---|
| 朱秋岩;李东方;: "基于形式验证的毛刺检测技术", 计算机工程与设计, no. 10, pages 298 - 303 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN117150996B (en) | 2024-01-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5629239B2 (en) | Apparatus and method for testing operation of software | |
| KR100388486B1 (en) | Method and apparatus for identifying software components using object relationships and object usages in use cases | |
| CN112560401B (en) | Verilog file conversion method, device, storage medium and equipment | |
| CN107016018B (en) | Database index creation method and device | |
| US8365112B2 (en) | Verification apparatus and design verification program | |
| CN110489317B (en) | Cloud system task operation fault diagnosis method and system based on workflow | |
| CN111639470B (en) | Simulation test method and system for processor cooperative chip and related components | |
| CN117150996B (en) | Method for determining problem source code generating burr signal, electronic equipment and medium | |
| US6701510B2 (en) | Computer readable medium with definition of interface recorded thereon, verification method for feasibility to connect given circuit and method of generating signal pattern | |
| US7949509B2 (en) | Method and tool for generating simulation case for IC device | |
| CN112567375A (en) | Format verification method, information identification method, device and storage medium | |
| CN109327354B (en) | Method, device and test system for generating signal forwarding test case | |
| CN115858404A (en) | EDA-based graphical user interface test system | |
| CN117150995B (en) | Driving source code tracking method, electronic equipment and medium | |
| CN112860811B (en) | Method and device for determining data blood relationship, electronic equipment and storage medium | |
| US7506319B2 (en) | Generating a model of software in execution | |
| CN114721638A (en) | Query logic code generation method and device | |
| CN117371365A (en) | Method, electronic device and medium for generating glitch signal based on timing information analysis | |
| CN115525535A (en) | Electric energy meter function detection method based on multi-protocol identification and self-test | |
| GB2397905A (en) | Method for automatically generating and ordering test scripts | |
| CN117574817B (en) | Design automatic verification method, system and verification platform for self-adaptive time sequence change | |
| CN115659700B (en) | Waveform automatic contrast analysis method, apparatus and medium based on signal dependency relationship | |
| CN116089299B (en) | Binary code stain analysis system and method | |
| CN117952041B (en) | X value tracking method based on drive source code, electronic equipment and medium | |
| CN110515913B (en) | Log processing method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |