CN116979785A - Asymmetric reconfigurable multiphase power supply - Google Patents
Asymmetric reconfigurable multiphase power supply Download PDFInfo
- Publication number
- CN116979785A CN116979785A CN202310595098.9A CN202310595098A CN116979785A CN 116979785 A CN116979785 A CN 116979785A CN 202310595098 A CN202310595098 A CN 202310595098A CN 116979785 A CN116979785 A CN 116979785A
- Authority
- CN
- China
- Prior art keywords
- reconfigurable
- phase
- load
- buck converter
- auxiliary
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 claims description 32
- 230000004044 response Effects 0.000 claims description 15
- 238000005070 sampling Methods 0.000 claims description 11
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 6
- 238000000034 method Methods 0.000 claims description 6
- 230000000630 rising effect Effects 0.000 claims description 6
- 230000010354 integration Effects 0.000 claims description 3
- 230000010363 phase shift Effects 0.000 claims description 3
- 230000001939 inductive effect Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 12
- 230000001052 transient effect Effects 0.000 description 6
- 230000001276 controlling effect Effects 0.000 description 5
- 230000001976 improved effect Effects 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- 101710176296 Switch 2 Proteins 0.000 description 2
- 230000033228 biological regulation Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 239000008186 active pharmaceutical agent Substances 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000013473 artificial intelligence Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000007405 data analysis Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0083—Converters characterised by their input or output configuration
- H02M1/009—Converters characterised by their input or output configuration having two or more independently controlled outputs
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
The invention discloses an asymmetric reconfigurable multiphase power supply, which is formed by combining a plurality of groups of 6-phase main phases and 2-phase sharable auxiliary phases, and specifically comprises at least 2 main phase buck converters and 1 auxiliary phase buck converter, wherein the main phase auxiliary phase buck converter respectively comprises a 6-phase buck converter and a 2-phase buck converter, the multiphase power supply comprises a reconfigurable access switch, a reconfigurable access switch control circuit and a high-dynamic nonlinear closed-loop control circuit, and the high-dynamic nonlinear closed-loop control circuit samples each phase of inductive current and output voltage to generate PWM pulse signals containing duty ratio information and is used for controlling the output voltages of the main phase and the auxiliary phase; the auxiliary phase is coupled to a corresponding load through the reconfigurable path switch; the reconfigurable access switch control circuit adopts a state machine with 3 cycles to control the reconfigurable access switch, namely: and after the reconfigurable access switch is disconnected, the reconfigurable access switch corresponding to the load is switched on after the load is switched off, and the load is switched on and enters into the disconnected reconfigurable access switch after the load is switched off.
Description
Technical Field
The present invention relates to switching power supplies, and more particularly to an asymmetric reconfigurable multiphase power supply.
Background
The switching power supply is a circuit which uses a semiconductor power device as a switch to convert unregulated AC or DC input voltage into regulated AC or DC output voltage. With the development of technologies such as 5G data communication, artificial intelligence, high-performance operation, big data analysis and the like, a CPU (Central processing Unit) and an AI (advanced technology) chip need stronger operation power, the power consumption and the current of the chip are increased in multiple times, and the low-voltage and high-current 1V/1000A-level power supply becomes normal. This presents a great challenge for the voltage regulation module (Voltage Regulator Module, VRM): not only is it desirable to have the ability to operate over a wide load current range, but it is also desirable to have a fast load transient response. For low voltage and high current applications, a multiphase buck converter is the preferred architecture that reduces the current stress per phase compared to a single phase converter, while reducing the size of the output capacitance by eliminating ripple. More accurate output voltage regulation, faster response time are also a major consideration in current VRM designs. There are many studies focused on improving dynamic characteristics of a power supply during load switching, including optimization of control modes such as Time Optimal Control (TOC) and design of auxiliary circuits such as asymmetric multiphase converters.
An asymmetrically structured multiphase converter has N normal mode phases and M auxiliary mode phases. Compared with the traditional symmetrical multi-phase buck converter which adopts multi-phase current sharing, the inductance value of each phase is necessarily the same and different, and the auxiliary mode phase with an asymmetric structure can adopt higher switching frequency and smaller inductance, so that current change can be responded quickly during dynamic state, and dynamic drop is reduced. Meanwhile, the high inductance, the middle-low frequency switch of the normal mode phase ensure the stability and the high energy efficiency of the circuit in a steady state. The auxiliary mode phase in the asymmetric structure can be regarded as an auxiliary circuit of a voltage converter type, and besides, the structure such as a resistor, an inductor or a switch can be used as an auxiliary path to compensate the charge imbalance of the output capacitor in transient state, so that the transient state time and the overshoot or undershoot phenomenon of the output voltage are reduced.
However, these studies have focused mainly on optimizing the dynamic response of individual VRMs, and in practical applications systems that require auxiliary modules to assist are typically composed of multiple processors, and deploying auxiliary circuits for each VRM may also increase cost and occupy more motherboard space. The asymmetric reconfigurable multiphase power supply architecture and the control algorithm are provided, energy is provided and absorbed to loads through the auxiliary buck converter, dynamic response of the power supply is improved, the reconfigurable access switch is switched among different loads, the auxiliary buck converter is controlled to be multiplexed to a plurality of main phases, cost is reduced, and layout area is saved.
Disclosure of Invention
The invention aims to: to overcome the limitations and disadvantages of the prior art, the present invention proposes an asymmetric reconfigurable multiphase power supply, using a buck converter as a typical application, the auxiliary buck converter proposed by the topology can be flexibly connected to any VRM during transients to improve dynamic response, saving cost and space.
The technical scheme is as follows:
an asymmetric reconfigurable multiphase power supply comprises a main phase buck converter and an auxiliary phase buck converter, wherein the main phase buck converter comprises 6 phase buck converters, the auxiliary phase buck converter comprises 2 phase buck converters, at least 2 main phase buck converters and 1 auxiliary phase buck converter, the multiphase power supply further comprises a reconfigurable access switch, a reconfigurable access switch control circuit and a high-dynamic nonlinear closed-loop control circuit, and the high-dynamic nonlinear closed-loop control circuit samples each phase of inductance current and output voltage to generate PWM pulse signals containing duty ratio information and is used for controlling the output voltages of the main phase and the auxiliary phase; the auxiliary phase is coupled to a corresponding load through the reconfigurable path switch; the reconfigurable access switch control circuit adopts a state machine with 3 periods to control the reconfigurable access switch, wherein the 3 periods are an S0 period, an S1 period and an S2 period, and in the S0 period, the system is in a steady state, and all the reconfigurable access switches are disconnected; when a load cut-off signal is sent out, entering an S1 period, and conducting a reconfigurable channel switch corresponding to a load, wherein the auxiliary phase buck converter is connected with a corresponding main phase buck converter through the reconfigurable channel switch which is conducted, and an output voltage sampling point is switched to a far-end load from a near-end capacitor, and the auxiliary phase buck converter and the main phase buck converter supply power to the load together to improve dynamic response speed; and after the load shedding is completed, the S2 period is entered, the output voltage sampling point is switched from the far-end load to the near-end capacitor, the voltage at the near-end capacitor is stabilized, the S0 period is returned, and the reconfigurable access switch is disconnected.
The beneficial effects are that:
1. the asymmetric reconfigurable multiphase power supply architecture adopted by the invention has the advantages that the reconfigurable path switch is controlled by load information, can be flexibly connected to any VRM in the application of a multiprocessor power supply, and does not need to deploy an auxiliary circuit for each VRM, thereby reducing the cost, reducing the circuit volume and having very high universality.
2. Compared with the traditional symmetrical multiphase converter, the auxiliary phase buck converter can assist the main phase to supply power to a load together during dynamic state, and the dynamic response speed and the overshoot or undershoot of the output voltage are improved.
3. The asymmetric reconfigurable multiphase power supply architecture adopted by the invention has the advantages that the auxiliary phase buck converter and the reconfigurable access switch can independently operate, no requirement is required for the main phase VRM, and the compatibility is very high.
Drawings
FIG. 1 is a block diagram of a system of the present invention;
FIG. 2 is a schematic diagram of an asymmetric reconfigurable multiphase power supply circuit;
FIG. 3 is a diagram of an embodiment of a reconfigurable path switch control circuit;
FIG. 4 is a schematic diagram of a state machine for reconfigurable path switch control, wherein (a) is a waveform diagram and (b) is a state transition diagram;
FIG. 5 is a system block diagram of the multi-phase digital IQCOT control module;
fig. 6 is a waveform diagram of a simple simulation of the present invention in an asymmetric reconfigurable multiphase converter application, (a) heavy load tap and (b) light load tap.
Detailed Description
An asymmetric reconfigurable multiphase power supply comprises a main phase buck converter and an auxiliary phase buck converter, wherein the main phase buck converter comprises 6 phase buck converters, the auxiliary phase buck converter comprises 2 phase buck converters, at least 2 main phase buck converters and 1 auxiliary phase buck converter, the multiphase power supply further comprises a reconfigurable access switch, a reconfigurable access switch control circuit and a high-dynamic nonlinear closed-loop control circuit, and the high-dynamic nonlinear closed-loop control circuit samples each phase of inductance current and output voltage to generate PWM pulse signals containing duty ratio information and is used for controlling the output voltages of the main phase and the auxiliary phase; the auxiliary phase is coupled to a corresponding load through the reconfigurable path switch; the reconfigurable access switch control circuit adopts a state machine with 3 periods to control the reconfigurable access switch, wherein the 3 periods are an S0 period, an S1 period and an S2 period, and in the S0 period, the system is in a steady state, and all the reconfigurable access switches are disconnected; when a load cut-off signal is sent out, entering an S1 period, and conducting a reconfigurable channel switch corresponding to a load, wherein the auxiliary phase buck converter is connected with a corresponding main phase buck converter through the reconfigurable channel switch which is conducted, and an output voltage sampling point is switched to a far-end load from a near-end capacitor, and the auxiliary phase buck converter and the main phase buck converter supply power to the load together to improve dynamic response speed; and after the load shedding is completed, the S2 period is entered, the output voltage sampling point is switched from the far-end load to the near-end capacitor, the voltage at the near-end capacitor is stabilized, the S0 period is returned, and the reconfigurable access switch is disconnected. In the present embodiment of the present invention, in the present embodiment,
the reconfigurable access switch comprises two serially connected back-to-back power MOS transistors. Each phase of buck converter in the main phase buck converter respectively comprises a first MOS switch tube Qi and a second MOS switch tube QNi, wherein the drain electrode of the first MOS switch tube Qi is connected with an input voltage, the source electrode of the second MOS switch tube QNi is connected with the ground, and the source electrode of the first MOS switch tube Qi and the second MOS switchThe drain of the tube QNi is connected to and coupled with a filter inductance L large Is a filter inductance L large The other end of the voltage-reducing converter is an output end, each phase of the voltage-reducing converter further comprises an ideal filter capacitor Coi, a series equivalent resistor ESR and a current source IOi, wherein the ideal filter capacitor Coi is connected with the series equivalent resistor ESR in series and then connected with the current source IO in parallel, one end of the parallel connection is connected with the output end, and the other end of the parallel connection is grounded. Each phase of buck converter in the auxiliary phase buck converter respectively comprises a third MOS switch tube Qai and a fourth MOS switch tube QaNi, the drain electrode of the third MOS switch tube Qai is connected with an input voltage, the source electrode of the fourth MOS switch tube QaNi is connected with the ground, and the source electrode of the third MOS switch tube Qai is connected with the drain electrode of the fourth MOS switch tube QaNi and is coupled with a filter inductor L small Is a filter inductance L small The other end of the capacitor is connected with an output capacitor CB close to the end and is used as an output end.
The high dynamic nonlinear closed loop control circuit adopts a multiphase digital IQCOT control module, and the multiphase digital IQCOT control module comprises V ramp Signal generation module, threshold distribution module, V TR Signal generation module, constant on-time generation module, and PWM generation module, V ramp The signal generating module is an integration module controlled by IQCOT and outputs a feedback signal V fb With reference voltage V ref Difference and pass through coefficient H v Amplifying to obtain error signal V C Then to error signal V C And inductor current signal i L ×R i The difference of (2) is integrated after passing through a transconductance (gm) amplifier to obtain the voltage V across the capacitor ramp The method comprises the steps of carrying out a first treatment on the surface of the The threshold distribution module adopts a forward phase shift mode according to the capacitor charging voltage calculated by the single-phase IQCT, and the threshold voltage V TH Is equally divided into V TH1 ～V THN Each segment may represent a phase difference of adjacent phases; v (V) TR The signal generating module generates V ramp Signal and V TH1 ～V THN Comparison, V ramp And V TH1 Comparing the set pulses V to generate a first phase TR1 ，V ramp And V TH2 Comparing the set pulse V to generate a second phase TR2 Similarly, V ramp And V THN Comparing to generate N-phase set pulse V TRN The method comprises the steps of carrying out a first treatment on the surface of the The constant conduction time generation module generates a reset signal for controlling the falling edge of the PWM waveform, the counter is started according to the output square wave signal of the PWM module, after the counter is counted to a certain value N, the reset signal is output and is transmitted to the PWM module, the square wave signal is changed into a low level, and the constant controllable conduction time is realizedThe PWM generation module generates a square wave signal according to V TR The rising edge of the signal starts, the high level is output, and the rising edge of the reset signal is cut off, so that the output becomes low level. The multiphase digital IQCOT control module is realized on a Xilinx K7325t FPGA through a verilog hardware description language.
In order that the invention may be readily understood, a more complete description of the invention will be rendered by reference to the appended drawings. Preferred embodiments of the present invention are shown in the drawings. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete.
The main module of the invention comprises a power stage circuit comprising a main phase buck converter, an auxiliary buck converter, a reconfigurable access switch control circuit and a high dynamic nonlinear closed loop control circuit. Power stage circuit: the invention adopts an asymmetric reconfigurable multiphase power architecture combining a 2-group 6-phase main phase buck converter and a 2-phase shareable auxiliary phase buck converter, and can practically adopt any group of main phase and auxiliary phase combinations. The main phase adopts large inductance to reduce system loss, and the auxiliary phase adopts small inductance to improve system dynamic performance. Each group of reconfigurable access switches is formed by connecting two back-to-back power MOS transistors in series. High dynamic nonlinear closed loop control circuit: in the invention, the main phase and the auxiliary term are controlled by IQCOT nonlinear control to carry out voltage stabilization and response load switching. Iqot control is one of constant on-time (COT) controls. Will output a feedback voltage V fb With reference voltage V ref Comparing and amplifying to obtain error signal V C . The difference between Vc and the inductor current signal iL Ri is converted by using a transconductance (gm) amplifierAnd replaced with current for charging the capacitor. Voltage V of capacitor ramp With a fixed threshold voltage V th Comparison is performed to generate V TR And the pulse is used for generating a square wave signal with certain duty ratio information through the PWM generating module and controlling the on and off of the switching tube. Virtually any highly dynamic nonlinear closed loop control may be employed.
FIG. 1 is a system block diagram of an asymmetric reconfigurable multiphase power supply of the present invention. The asymmetric architecture as shown in fig. 1 may have any set of principal phases, in this case 2 sets of principal phases. The reconfigurable auxiliary module is composed of an auxiliary phase buck converter and a reconfigurable path switch through which the auxiliary phase is coupled to a respective load. The high-dynamic nonlinear closed-loop control module and the reconfigurable path switch control module of the main phase buck converter and the auxiliary phase buck converter are realized through verilog hardware description language and verified through an Xilinx K7325t FPGA. As shown in FIG. 3, the FPGA input signals are the output voltages V of the main phases 1, 2 and the auxiliary phases out1 、V out2 、V B Sampling current iL1 for each phase 1 ～iL6 2 iLa1 and iLa; 6-phase PWM signal Q1 with output signals of main phases 1 and 2 1 ～QN6 2 2-phase PWM signals Qa1 to QaN2 of the auxiliary phase, and reconfigurable path switch signals switch1, switch2. Since the auxiliary phase buck converter and the reconfigurable path switch can operate independently, the same control scheme is not required for the main phase converter and the auxiliary phase buck converter.
Fig. 2 is a schematic diagram of an asymmetric reconfigurable multiphase power supply circuit including a main phase converter, an auxiliary phase buck converter, a reconfigurable pass switch control module, and a digital iqot control module. Wherein each main phase group comprises 6-phase buck converters, and large filter inductance L is adopted large The method comprises the steps of carrying out a first treatment on the surface of the The auxiliary phase comprises a 2-phase buck converter and adopts a small filter inductance L small . Each phase of buck converter comprises two MOS switching tubes Q and QN, the drain electrode of the Q is connected with input voltage, the source electrode of the QN is connected with the ground, the source electrode of the Q is connected with the drain electrode of the QN, the buck converter is coupled to one end of a filter inductor L, and the other end of the inductor is connected with an ideal filter capacitor Co. Ideal filter capacitor Co and series equivalentResistor ESR is connected in series with current source I O The power supply is connected in parallel with the output end and is used for providing constant output current so as to meet the load requirement. The multiphase digital IQCOT control module samples each phase of inductive current and output voltage to generate PWM pulse signals containing duty ratio information, and controls the on and off of the switching tube by controlling the grid voltages of Q and QN through the driver, so as to control the output voltage.
In order to enable the auxiliary phase to be normally shared in both power supply systems, the reconfigurable path is illustrated as being made up of two sets of switches. The switching circuit with bidirectional current flow, high isolation and small loss is the core for realizing the reconfigurable power supply system. When the load is loaded, the auxiliary item needs to turn on the switch to provide energy for the load, and current flows to the load from the input end; when the load is unloaded, the auxiliary item absorbs excess energy and current flows from the load to the input. Therefore, the elements constituting the reconfigurable switch are required to have a function of bi-directional current flow, such as MOS transistors. In practical application, the output voltages of the two power supply systems are likely to be inconsistent, so that adverse effects on the work and the load of the power supply systems caused by surge current generated by the communication of the two systems with different voltages are avoided, and the auxiliary items can only be connected into one group of main phases at the same time, so that the two switches cannot be closed at the same time. Finally, in order to improve efficiency, parasitic parameters such as parasitic resistance, capacitance, etc. of the switches on the reconfigurable path should be as small as possible to reduce the generated switching loss and conduction loss.
Fig. 4 is a state machine schematic diagram of reconfigurable path switch control at load switching. In the present invention, the reconfigurable switch control is realized by setting 3 cycles by the state machine, as shown in fig. 4 (b): at steady state S0, all of the reconfigurable pass switches are open and the auxiliary phase maintains the near end output voltage at around 1V. When a load-shedding event occurs, as shown in FIG. 4 (a), i.e. output voltage V OUTN Exceeding the upper limit V of the window comparator OUTNH Or lower limit V OUTNL And entering an S1 period, closing a reconfigurable switch connected with the auxiliary phase to the load, and simultaneously switching an output voltage sampling point from a near-end capacitor to a far-end load to assist the main phase to supply power to the load together so as to improve the dynamic response speed. After the load shedding of the far-end load is completed,i.e. output voltage V OUTN And recovering the window voltage, entering an S2 period, switching the output voltage sampling point from a far-end load to a near-end capacitor by the auxiliary phase, returning to the S0 period after the voltage at the near-end capacitor is stable, switching off the reconfigurable access switch, and waiting for the next load shedding. The reason why the output voltage sampling point must be changed at the time of load shedding is that, due to the parasitic resistance on the reconfigurable path, if only the near-end output capacitor CB is regulated, the auxiliary phase can supply the main phase with the current as shown in the formula (1):
wherein I is BP To assist the current supplied to the main phase, V CB To assist the near end in outputting capacitor voltage, V die For the load voltage, R DS(on) Is the reconfigurable on-resistance of the path. It can be seen that the auxiliary phase is capable of providing very limited current to the main phase, limited in its effect of improving the dynamic response, subject to on-resistance constraints. Therefore, the output voltage sampling point of the auxiliary phase needs to be switched to a far-end load in the transient state, so that the restriction of the reconfigurable path on dynamic response can be avoided. It should be noted that, in order to avoid the situation that the reconfigurable access switch is triggered by the output voltage signals of the main phases 1 and 2 at the same time, so that the switch1 and the switch2 are turned on at the same time, the control method of the invention sets that the reconfigurable access switch control module can respond to the load shedding signal of the main phase 1 or 2 only when the auxiliary phase participates in improving the dynamic response when entering the S1 and S2 periods of the dynamic response, the output voltage of the other main phase is shielded, so that the output voltage of the other main phase is not triggered by the load shedding signal of the other main phase until the auxiliary phase is disconnected, and the shielding is not released after the auxiliary phase returns to a steady state, at the moment, the auxiliary circuit can be activated at the stage and connected to any main phase load.
FIG. 5 is a block diagram of a multi-phase digital IQCOT control module employed in the present invention. The multiphase digital IQCOT control is based on analog IQCOT control, and the main functional modules comprise V ramp Signal generation module, threshold distribution module, V TR Signal signalThe device comprises a generating module, a constant on-time generating module and a PWM generating module. V (V) ramp The signal generation module is an integration module controlled by IQCOT: will output a feedback signal V fb With reference voltage V ref Difference and pass through coefficient H v Amplifying to obtain error signal V C Then to error signal V C And inductor current signal i L ×R i The difference of (a) is integrated after passing through a transconductance (gm) amplifier to obtain the voltage V across the capacitor ramp . The threshold distribution module adopts a forward phase shift mode according to the capacitor charging voltage calculated by the single-phase IQCT, and the threshold voltage V TH Is equally divided into N segments (V TH1 ～V THN ) Each segment may represent a phase difference of adjacent phases. V (V) TR The signal generating module generates V ramp Signal and V TH1 ～V THN And (5) comparing. V (V) ramp And V TH1 Comparing the set pulses V to generate a first phase TR1 ，V ramp And V TH2 Comparing the set pulse V to generate a second phase TR2 Similarly, V ramp And V THN Comparing to generate N-phase set pulse V TRN . The constant on-time generation module generates a reset signal that controls the falling edge of the PWM waveform. And starting a counter according to the output square wave signal of the PWM module, and outputting a reset signal after counting to a certain value N. The reset signal is transmitted to the PWM module to change the square wave signal to low level, i.e. constant controllable on-time is realizedIs a square wave signal of (a). The PWM generation module generates a PWM signal by V TR The rising edge of the signal is started, a high level is output, the rising edge of the reset signal is cut off, the output is changed into a low level, and therefore square wave signals are generated, and the conduction time of each phase of switching tube is determined.
Fig. 6 is a graph of simulated waveforms of simple waveforms of the present invention in an asymmetric reconfigurable multiphase buck converter application, with (a) and (b) showing waveforms of the output current, output voltage, auxiliary phase output current and auxiliary phase output voltage when the load is light and heavy cut, respectively. The auxiliary phase buck converter can supply and absorb current to the load through the reconfigurable channel in transient state, so that overshoot or undershoot of output voltage can be effectively improved, and transient recovery time is accelerated.
The foregoing is a further detailed description of the invention with reference to the drawings, and it is not intended that the invention be limited to the specific embodiments disclosed, but rather that the invention be limited to the specific embodiments disclosed. Any modifications, equivalent substitutions, improvements, etc. made by those skilled in the art without departing from the principles of the present invention are intended to be included within the scope of the present invention.
Claims (6)
1. The asymmetric reconfigurable multiphase power supply comprises a main phase buck converter and an auxiliary phase buck converter, wherein the main phase buck converter comprises 6-phase buck converters, and the auxiliary phase buck converter comprises 2-phase buck converters, and is characterized in that at least 2 main phase buck converters and 1 auxiliary phase buck converter are provided, the multiphase power supply further comprises a reconfigurable access switch, a reconfigurable access switch control circuit and a high-dynamic nonlinear closed-loop control circuit, and the high-dynamic nonlinear closed-loop control circuit samples each phase of inductance current and output voltage to generate PWM pulse signals containing duty ratio information and is used for controlling the output voltages of the main phase and the auxiliary phase; the auxiliary phase is coupled to a corresponding load through the reconfigurable path switch; the reconfigurable access switch control circuit adopts a state machine with 3 periods to control the reconfigurable access switch, wherein the 3 periods are an S0 period, an S1 period and an S2 period, and in the S0 period, the system is in a steady state, and all the reconfigurable access switches are disconnected; when a load cut-off signal is sent out, entering an S1 period, and conducting a reconfigurable channel switch corresponding to a load, wherein the auxiliary phase buck converter is connected with a corresponding main phase buck converter through the reconfigurable channel switch which is conducted, and an output voltage sampling point is switched to a far-end load from a near-end capacitor, and the auxiliary phase buck converter and the main phase buck converter supply power to the load together to improve dynamic response speed; and after the load shedding is completed, the S2 period is entered, the output voltage sampling point is switched from the far-end load to the near-end capacitor, the voltage at the near-end capacitor is stabilized, the S0 period is returned, and the reconfigurable access switch is disconnected.
2. The asymmetric reconfigurable multiphase power supply of claim 1, wherein the reconfigurable path switch comprises two series-connected back-to-back power MOS transistors.
3. The asymmetric reconfigurable multiphase power supply of claim 2, wherein each of the main phase buck converters comprises a first MOS switch Qi and a second MOS switch QNi, the drain of the first MOS switch Qi being connected to the input voltage, the source of the second MOS switch QNi being connected to ground, the source of the first MOS switch Qi being connected to the drain of the second MOS switch QNi and coupled to the filter inductor L large Is a filter inductance L large The other end of the voltage-reducing converter is an output end, each phase of the voltage-reducing converter further comprises an ideal filter capacitor Coi, a series equivalent resistor ESR and a current source IOi, wherein the ideal filter capacitor Coi is connected with the series equivalent resistor ESR in series and then connected with the current source IO in parallel, one end of the parallel connection is connected with the output end, and the other end of the parallel connection is grounded.
4. The asymmetric reconfigurable multiphase power supply of claim 2, wherein each of the auxiliary phase buck converters includes a third MOS switch transistor Qai and a fourth MOS switch transistor QaNi, respectively, a drain of the third MOS switch transistor Qai is connected to an input voltage, a source of the fourth MOS switch transistor QaNi is connected to ground, a source of the third MOS switch transistor Qai is connected to a drain of the fourth MOS switch transistor QaNi, and a filter inductor L is coupled small Is a filter inductance L small The other end of the capacitor is connected with an output capacitor CB close to the end and is used as an output end.
5. The asymmetric reconfigurable multiphase power supply of claim 3 or 4, wherein the high dynamic nonlinear closed loop control circuit employs a multiphase digital iqot control module comprising V ramp Signal generation module, threshold distribution module, V TR Signal generation module, constant on-time generation module, and PWM generation module, V ramp The signal generating module is an integration module controlled by IQCOT and outputs a feedback signal V fb With reference voltage V ref Difference and pass through coefficient H v Amplifying to obtain error signal V C Then to error signal V C And inductor current signal i L ×R i The difference of (2) is integrated after passing through a transconductance (gm) amplifier to obtain the voltage V across the capacitor ramp The method comprises the steps of carrying out a first treatment on the surface of the The threshold distribution module adopts a forward phase shift mode according to the capacitor charging voltage calculated by the single-phase IQCT, and the threshold voltage V TH Is equally divided into V TH1 ～V THN Each segment may represent a phase difference of adjacent phases; v (V) TR The signal generating module generates V ramp Signal and V TH1 ～V THN Comparison, V ramp And V TH1 Comparing the set pulses V to generate a first phase TR1 ，V ramp And V TH2 Comparing the set pulse V to generate a second phase TR2 Similarly, V ramp And V THN Comparing to generate N-phase set pulse V TRN The method comprises the steps of carrying out a first treatment on the surface of the The constant conduction time generation module generates a reset signal for controlling the falling edge of the PWM waveform, the counter is started according to the output square wave signal of the PWM module, after the counter is counted to a certain value N, the reset signal is output and is transmitted to the PWM module, the square wave signal is changed into a low level, and the constant controllable conduction time is realizedThe PWM generation module generates a square wave signal according to V TR The rising edge of the signal starts, the high level is output, and the rising edge of the reset signal is cut off, so that the output becomes low level.
6. The asymmetric reconfigurable multiphase power supply of claim 5, wherein the multiphase digital iqot control module is implemented in verilog hardware description language on a Xilinx K7325t FPGA.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310595098.9A CN116979785A (en) | 2023-05-24 | 2023-05-24 | Asymmetric reconfigurable multiphase power supply |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310595098.9A CN116979785A (en) | 2023-05-24 | 2023-05-24 | Asymmetric reconfigurable multiphase power supply |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116979785A true CN116979785A (en) | 2023-10-31 |
Family
ID=88478563
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310595098.9A Pending CN116979785A (en) | 2023-05-24 | 2023-05-24 | Asymmetric reconfigurable multiphase power supply |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116979785A (en) |
-
2023
- 2023-05-24 CN CN202310595098.9A patent/CN116979785A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Le et al. | A single-inductor switching DC–DC converter with five outputs and ordered power-distributive control | |
| US7746041B2 (en) | Non-isolated bus converters with voltage divider topology | |
| CN102857093B (en) | Voltage converter and related voltage converting method | |
| US8836301B2 (en) | Power supply unit | |
| Li et al. | Four-switch buck–boost converter based on model predictive control with smooth mode transition capability | |
| CN104022640A (en) | DC-DC converter of single inductor output driver based on resonance and method | |
| CN110492738B (en) | Single-inductor multi-output DC-DC buck converter | |
| CN113708608B (en) | Controller convenient to realize boost converter ultralow quiescent current | |
| CN104052275A (en) | System and Methods for Two-Stage Buck Boost Converters with Fast Transient Response | |
| Leung et al. | Use of state trajectory prediction in hysteresis control for achieving fast transient response of the buck converter | |
| Ma et al. | A 1.8 V single-inductor dual-output switching converter for power reduction techniques | |
| Su et al. | Regulated switched-capacitor doubler with interleaving control for continuous output regulation | |
| Choi et al. | Design of high step-down ratio isolated three-level half-bridge DC–DC converter with balanced voltage on flying capacitor | |
| Jain et al. | A 200mA switched capacitor voltage regulator on 32nm CMOS and regulation schemes to enable DVFS | |
| Hu et al. | A 12-to-1 Flying Capacitor Cross-Connected Buck Converter With Inserted $ D $$> $0.5 Control for Fast Transient Response | |
| WO2023274236A1 (en) | Voltage conversion circuit and electronic device | |
| CN116979785A (en) | Asymmetric reconfigurable multiphase power supply | |
| Zhang et al. | Digitally controlled integrated pseudo-CCM SIMO converter with adaptive freewheel current modulation | |
| Ma et al. | A multi-path switched-capacitor-inductor hybrid DC-DC converter with reduced inductor loss and extended voltage conversion range | |
| Huang et al. | Single-inductor dual-output (SIDO) DC–DC converters for minimized cross regulation and high efficiency in soc supplying systems | |
| Arora et al. | A compact 120-MHz 1.8 V/1.2 V dual-output DC-DC converter with digital control | |
| Yang et al. | A 65nm 10MHz single-inductor dual-output switching buck converter with time-multiplexing control | |
| Jiang et al. | An IAOT controlled current-mode buck converter with RC-based inductor current sensor | |
| CN113261189A (en) | Hybrid power converter and method | |
| Hasib et al. | Fully integrated ultra-low-power asynchronously driven step-down dc-dc converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |