CN116819836A - display device - Google Patents

display device Download PDF

Info

Publication number
CN116819836A
CN116819836A CN202310811847.7A CN202310811847A CN116819836A CN 116819836 A CN116819836 A CN 116819836A CN 202310811847 A CN202310811847 A CN 202310811847A CN 116819836 A CN116819836 A CN 116819836A
Authority
CN
China
Prior art keywords
sub
pixel
pixels
short
sized
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310811847.7A
Other languages
Chinese (zh)
Inventor
王声凯
余建城
纪绍玄
陈家祥
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AU Optronics Corp
Original Assignee
AU Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AU Optronics Corp filed Critical AU Optronics Corp
Publication of CN116819836A publication Critical patent/CN116819836A/en
Pending legal-status Critical Current

Links

Abstract

The invention discloses a display device, which comprises a plurality of first pixels and a plurality of second pixels. Each first pixel includes first to third sub-pixel columns. The first subpixel column includes three middle-sized first color subpixels. The second sub-pixel column includes two short second sub-pixels and one long second sub-pixel. The third subpixel column includes three middle-sized third color subpixels. The second sub-pixel column is located between the first sub-pixel column and the third sub-pixel column. Each second pixel includes fourth to sixth sub-pixel columns. The fourth subpixel column includes two short first color subpixels and one long first color subpixel. The fifth subpixel column includes three middle-sized second subpixels. The sixth subpixel column includes two short third color subpixels and one long third color subpixel. The fifth subpixel row is located between the fourth subpixel row and the sixth subpixel row.

Description

Display device
Technical Field
The present invention relates to a display device.
Background
In recent years, with the progress of display technology, consumers have also increased demands for display quality (e.g., image resolution, color saturation, visual effect, etc.) of display devices. Currently, most of the reflective lcd panels in the market include a plurality of pixels, each of which includes a red sub-pixel, a green sub-pixel, and a blue sub-pixel, so that the lcd panel can generate a color display. Under the specific panel display technology, the single-color sub-pixels in one pixel only have two states of on and off, if gray level change is to be generated, the sub-pixels are required to be divided into spaces, different gray levels are represented by different display areas, but the improper design mode can cause the defect of visible bright and dark lines of human eyes. Therefore, a method for solving the foregoing problems is needed.
Disclosure of Invention
The invention provides a display device which can provide various gray level changes of pixels and can solve the problem that bright and dark lines are generated on a display picture.
At least one embodiment of the present invention provides a display device. The display device includes a plurality of first pixels and a plurality of second pixels. The first pixels and the second pixels are alternately arranged in a first direction and a second direction, wherein the first direction is perpendicular to the second direction. Each first pixel comprises a first sub-pixel column, a second sub-pixel column and a third sub-pixel column. The first subpixel column includes three middle-sized first color subpixels. The second sub-pixel column includes two short second sub-pixels and one long second sub-pixel located between the two short second sub-pixels. The third subpixel column includes three middle-sized third color subpixels. The second sub-pixel column is located between the first sub-pixel column and the third sub-pixel column. Each second pixel comprises a fourth sub-pixel column, a fifth sub-pixel column and a sixth sub-pixel column. The fourth subpixel column includes two short first color subpixels and one long first color subpixel located between the two short first color subpixels. The fifth subpixel column includes three middle-sized second subpixels. The sixth subpixel column includes two short third color subpixels and one long third color subpixel located between the two short third color subpixels. The fifth subpixel row is located between the fourth subpixel row and the sixth subpixel row.
Drawings
FIG. 1A is a schematic top view of a first pixel according to an embodiment of the invention;
FIG. 1B is a schematic top view of a second pixel according to an embodiment of the invention;
fig. 2A to 2D are schematic top views of a display device according to an embodiment of the invention in different states;
FIG. 3A is a schematic top view of a first pixel according to an embodiment of the invention;
FIG. 3B is a schematic top view of a second pixel according to an embodiment of the invention;
fig. 4A and 4B are schematic cross-sectional views of the line A-A 'and the line B-B' of fig. 3A, respectively.
Symbol description
10 display device
B1 long third color sub-pixel
B2. Medium-sized third color sub-pixel
B3 short third color sub-pixel
BM black matrix
CF color conversion element
CH semiconductor channel layer
CL1 first sub-pixel column
CL2 second sub-pixel column
CL3 third sub-pixel column
CL4 fourth sub-pixel column
CL5 fifth subpixel column
CL6 sixth subpixel column
D drain electrode
D1 first direction
D2, second direction
DO 1-first output electrode
DO2. Second output electrode
G: grid electrode
G1 long second sub-pixel
G2:Medium-sized second sub-pixel
G3 short second sub-pixel
I1 first insulating layer
I2 second insulating layer
I3 third insulating layer
I4 fourth insulating layer
LC liquid crystal molecules
LB1, LB2, LB3, LG1, LG2, LG3, LR1, LR2, LR3 length
O1 elongated opening
O2-Medium-sized opening
O3 short opening
PE1 long pixel electrode
PE2 middle-sized pixel electrode
PE3 short pixel electrode
PX1 first pixel
PX2 second pixel
R1:long first color sub-pixel
R2 medium-sized first color sub-pixel
R3 short first color sub-pixel
S: source electrode
SB1 first substrate
SB2 second substrate
T1:first thin film transistor
T2:second thin film transistor
WB, WG, WR: width
Detailed Description
Fig. 1A is a schematic top view of a first pixel according to an embodiment of the invention. Referring to fig. 1A, the first pixel PX1 includes a first sub-pixel column CL1, a second sub-pixel column CL2, and a third sub-pixel column CL3. The first sub-pixel column CL1, the second sub-pixel column CL2, and the third sub-pixel column CL3 are arranged in the first direction D1. The second sub-pixel column CL2 is located between the first sub-pixel column CL1 and the third sub-pixel column CL3.
The first sub-pixel column CL1, the second sub-pixel column CL2, and the third sub-pixel column CL3 correspond to different colors, respectively. In some embodiments, one of the first, second, and third subpixel columns CL1, CL2, and CL3 includes a red filter element (and/or red quantum dot material), the other includes a green filter element (and/or green quantum dot material), and the yet other includes a blue filter element (and/or blue quantum dot material).
The first subpixel column CL1 includes three middle-sized first color subpixels R2. The middle-sized first color sub-pixels R2 are arranged in the second direction D2. In some embodiments, the first direction D1 is perpendicular to the second direction D2. In the present embodiment, each middle-sized first color sub-pixel R2 has a length LR2 and a width WR, and the display area of each middle-sized first color sub-pixel R2 is, for example, the product of the length LR2 and the width WR.
The second sub-pixel column CL2 includes two short second sub-pixels G3 and one long second sub-pixel G1 located between the two short second sub-pixels G3. The short second sub-pixels G3 and the long second sub-pixels G1 are arranged in the second direction D2. In the present embodiment, each of the short second sub-pixels G3 has a length LG3 and a width WG, and the display area of the short third sub-pixel G3 is, for example, the product of the length LG3 and the width WG. In the present embodiment, each of the long second sub-pixels G1 has a length LG1 and a width WG, and the display area of the long third sub-pixel G1 is, for example, the product of the length LG1 and the width WG.
The third subpixel column CL3 includes three middle-sized third color subpixels B2. The middle third color sub-pixels B2 are arranged in the second direction D2. In the present embodiment, each middle third color sub-pixel B2 has a length LB2 and a width WB, and the display area of the middle third color sub-pixel B2 is, for example, the product of the length LB2 and the width WB.
In the present embodiment, in the first pixel PX1, the long second sub-pixel G1 is completely overlapped with one of the three middle-sized first color sub-pixels R2 and one of the three middle-sized third color sub-pixels B2 located in the middle in the first direction D1, and the long second sub-pixel G1 is partially overlapped with two of the three middle-sized first color sub-pixels R2 and two of the three middle-sized third color sub-pixels B2 located at both sides in the first direction D1. In addition, two of the three middle-sized first color sub-pixels R2 located at both sides are partially overlapped with the two short-sized second sub-pixels G3, respectively, and two of the three middle-sized third color sub-pixels B2 located at both sides are also partially overlapped with the two short-sized second sub-pixels G3.
Referring to fig. 1B, the second pixel PX2 includes a fourth sub-pixel column CL4, a fifth sub-pixel column CL5, and a sixth sub-pixel column CL6. The fourth sub-pixel column CL4, the fifth sub-pixel column CL5, and the sixth sub-pixel column CL6 are arranged in the first direction D1. The fifth subpixel column CL5 is located between the fourth subpixel column CL4 and the sixth subpixel column CL6.
The fourth sub-pixel column CL4, the fifth sub-pixel column CL5, and the sixth sub-pixel column CL6 correspond to different colors, respectively. In some embodiments, one of the fourth, fifth, and sixth subpixel columns CL4, CL5, CL6 includes a red filter element (and/or red quantum dot material), the other includes a green filter element (and/or green quantum dot material), and the yet other includes a blue filter element (and/or blue quantum dot material). In the present embodiment, the first sub-pixel column CL1 and the fourth sub-pixel column CL4 are the same color sub-pixel columns, the second sub-pixel column CL2 and the fifth sub-pixel column CL5 are the same color sub-pixel columns, and the third sub-pixel column CL3 and the sixth sub-pixel column CL6 are the same color sub-pixel columns.
The fourth sub-pixel column CL4 includes two short first color sub-pixels R3 and one long first color sub-pixel R1 located between the two short first color sub-pixels R3. The short-type first color sub-pixels R3 and the long-type first color sub-pixels R1 are arranged in the second direction D2. In the present embodiment, each of the short first color sub-pixels R3 has a length LR3 and a width WR, and the display area of the short first color sub-pixel R3 is, for example, the product of the length LR3 and the width WR. In the present embodiment, each of the long first color sub-pixels R1 has a length LR1 and a width WR, and the display area of the long first color sub-pixel R1 is, for example, the product of the length LR1 and the width WR.
The fifth subpixel column CL5 includes three middle-sized second subpixels G2. The middle-sized second sub-pixels G2 are arranged in the second direction D2. In the present embodiment, each middle-sized second sub-pixel G2 has a length LG2 and a width WG, and the display area of the middle-sized second sub-pixel G2 is, for example, the product of the length LG2 and the width WG.
The sixth subpixel column CL6 includes two short third color subpixels B3 and one long third color subpixel B1 located between the two short third color subpixels B3. The short third color sub-pixels B3 and the long third color sub-pixels B1 are arranged in the second direction D2. In the present embodiment, each of the short third color sub-pixels B3 has a length LB3 and a width WB, and the display area of the short third color sub-pixel B3 is, for example, the product of the length LB3 and the width WB. In the present embodiment, each of the long third color sub-pixels B1 has a length LB1 and a width WB, and the display area of the long third color sub-pixel B1 is, for example, the product of the length LB1 and the width WB.
In the present embodiment, in the second pixel PX2, the long first color sub-pixel R1 and the long third color sub-pixel B1 are completely overlapped with one of the three middle second sub-pixels G2 located in the middle in the first direction D1, and are partially overlapped with two of the three middle second sub-pixels G2 located at both sides. In addition, two of the three middle-sized second sub-pixels G2 located on both sides are partially overlapped with the two short first color sub-pixels R3 and the two short third color sub-pixels B3, respectively.
Referring to fig. 1A and fig. 1B, the length LR1 is greater than the length LR2, and the length LR2 is greater than the length LR3. For example, length LR1 is four times length LR3, length LR2 is twice length LR3, and length LR1 is twice length LR 2. In this case, the display area of the long first color sub-pixel R1 is four times that of the short first color sub-pixel R3, the display area of the middle first color sub-pixel R2 is twice that of the short first color sub-pixel R3, and the display area of the long first color sub-pixel R1 is twice that of the middle first color sub-pixel R2.
Length LG1 is greater than length LG2 and length LG2 is greater than length LG3. For example, length LG1 is four times length LG3, length LG2 is twice length LG3, and length LG1 is twice length LG 2. In this case, the display area of the long second sub-pixel G1 is four times that of the short second sub-pixel G3, the display area of the middle second sub-pixel G2 is twice that of the short second sub-pixel G3, and the display area of the long second sub-pixel G1 is twice that of the middle second sub-pixel G2.
Length LB1 is greater than length LB2, and length LB2 is greater than length LB3. For example, length LB1 is four times length LB3, length LB2 is twice length LB3, and length LB1 is twice length LB 2. In this case, the display area of the long third color sub-pixel B1 is four times the display area of the short third color sub-pixel B3, the display area of the middle third color sub-pixel B2 is twice the display area of the short third color sub-pixel B3, and the display area of the long third color sub-pixel B1 is twice the display area of the middle third color sub-pixel B2.
In some embodiments, width WR, width WG, and width WB are the same or different from one another. In some embodiments, length LR1, length LG1, and length LB1 are the same or different from each other, length LR2, length LG2, and length LB2 are the same or different from each other, and length LR3, length LG3, and length LB3 are the same or different from each other.
In some embodiments, the black matrix BM is overlapped with the first pixel PX1 and the second sub-pixel PX2, wherein the black matrix BM includes a plurality of long-shaped openings O1, a plurality of medium-sized openings O2, and a plurality of short-shaped openings O3. The elongated opening O1 defines an elongated first color sub-pixel R1, an elongated second sub-pixel G1, and an elongated third color sub-pixel B1. The middle-sized opening O2 defines a middle-sized first color sub-pixel R2, a middle-sized second sub-pixel G2, and a middle-sized third color sub-pixel B2. The short opening O3 defines a short first color sub-pixel R3, a short second sub-pixel G3, and a short third color sub-pixel B3.
In some embodiments, the length of each elongated opening O1 (i.e., length LR1, length LG1, or length LB 1) is four times the length of each short O3 opening (i.e., length LR3, length LG3, or length LB 3), and the length of each middle-sized opening O2 (i.e., length LR2, length LG2, and length LB 2) is twice the length of each short opening O3, and the length of each elongated opening O1 is twice the length of each middle-sized opening O2.
In some embodiments, the long-sized opening O1, the medium-sized opening O2, and the short-sized opening O3 have filter elements (and/or quantum dot materials) therein, thereby defining the color of the sub-pixel.
Fig. 2A to 2D are schematic top views of a display device 10 according to an embodiment of the invention in different states. In fig. 2A to 2D, the display device 10 includes a plurality of first pixels PX1 and a plurality of second pixels PX2. The descriptions of the first pixel PX1 and the second pixel PX2 can refer to fig. 1A and 1B and their related descriptions, and are not repeated here.
The first pixels PX1 and the second pixels PX2 are alternately arranged in the first direction D1 and the second direction D2. In some embodiments, in the first pixel PX1 and the second pixel PX2 arranged in the first direction D1, the long second subpixel R1, the long first color subpixel G1, and the long third color subpixel B1 are aligned in the first direction D1. In some embodiments, in the first pixel PX1 and the second pixel PX2 arranged in the second direction D2, the first sub-pixel column CL1, the second sub-pixel column CL2, and the third sub-pixel column CL3 are aligned with the fourth sub-pixel column CL4, the fifth sub-pixel column CL5, and the sixth sub-pixel column CL6, respectively, in the second direction D2.
Referring to fig. 2A to 2D, the display device 10 includes a plurality of operation modes. Each sub-pixel column comprises four different modes of operation. In fig. 2B to 2D, the turned-off sub-pixels are displayed in a blank square.
Fig. 2A shows a first sub-pixel column CL1 in the first operation mode, a second sub-pixel column CL2 in the first operation mode, a third sub-pixel column CL3 in the first operation mode, a fourth sub-pixel column CL4 in the first operation mode, a fifth sub-pixel column CL5 in the first operation mode, and a sixth sub-pixel column CL6 in the first operation mode. In the first mode, all the subpixels of the subpixel columns remain on, thereby producing the brightest picture.
Fig. 2B shows the first sub-pixel column CL1 in the second operation mode, the second sub-pixel column CL2 in the second operation mode, the third sub-pixel column CL3 in the second operation mode, the fourth sub-pixel column CL4 in the second operation mode, the fifth sub-pixel column CL5 in the second operation mode, and the sixth sub-pixel column CL6 in the second operation mode. In the second mode, part of the subpixels in the subpixel columns are turned off, thereby generating a second bright picture. Specifically, the middle-sized first color sub-pixel R2 of the first sub-pixel column CL1 is turned off and the middle-sized first color sub-pixels R2 of both sides are turned on, the short-sized second sub-pixels G3 of the second sub-pixel column CL2 of both sides are turned off and the middle-sized long-sized second sub-pixels G1 of both sides are turned on, the middle-sized third sub-pixels B2 of the third sub-pixel column CL3 of both sides are turned off and the middle-sized third sub-pixels B2 of both sides are turned on, the short-sized first color sub-pixels R3 of the fourth sub-pixel column CL4 of both sides are turned off and the middle-sized long-sized first color sub-pixels R1 of both sides are turned on, the middle-sized second sub-pixels G2 of the fifth sub-pixel column CL5 of both sides are turned off and the middle-sized second sub-pixels G2 of both sides are turned on, the short-sized third sub-pixels B3 of the sixth sub-pixel column CL6 of both sides are turned off and the middle-sized long-sized third sub-pixels B1 of both sides are turned on.
If all the sub-pixels in a single pixel are middle sub-pixels, the middle sub-pixels in the second operation mode are turned off, so that the turned-off middle sub-pixels in the single pixel are connected into a line, and the display picture generates bright and dark lines. Compared with the configuration in which the sub-pixels are all arranged in the same shape, the present embodiment can avoid the problem that the display screen generates bright and dark lines due to too regular sub-pixel configuration by the configuration of the short sub-pixels, the middle sub-pixels and the long sub-pixels.
Fig. 2C shows the first sub-pixel column CL1 in the third operation mode, the second sub-pixel column CL2 in the third operation mode, the third sub-pixel column CL3 in the third operation mode, the fourth sub-pixel column CL4 in the third operation mode, the fifth sub-pixel column CL5 in the third operation mode, and the sixth sub-pixel column CL6 in the third operation mode. In the third mode, part of the subpixels in the subpixel columns are turned off, thereby generating a third bright picture. Specifically, the middle-sized first color sub-pixel R2 of the first sub-pixel column CL1 is turned on and the middle-sized first color sub-pixels R2 of the two sides are turned off, the short-sized second sub-pixels G3 of the second sub-pixel column CL2 of the two sides are turned on and the middle-sized long-sized second sub-pixels G1 of the two sides are turned off, the middle-sized third sub-pixels B2 of the third sub-pixel column CL3 of the two sides are turned on and the middle-sized third sub-pixels B2 of the two sides are turned off, the short-sized first color sub-pixels R3 of the fourth sub-pixel column CL4 of the two sides are turned on and the middle-sized first color sub-pixels R1 of the two sides are turned off, the middle-sized second sub-pixels G2 of the fifth sub-pixel column CL5 of the two sides are turned on and the middle-sized second sub-pixels G2 of the two sides are turned on, the short-sized third sub-pixels B3 of the sixth sub-pixel column CL6 of the two sides are turned on and the middle-sized long-sized third sub-pixels B1 of the two sides are turned off.
If all the sub-pixels in a single pixel are middle sub-pixels, all the middle sub-pixels in the third operation mode are turned on, so that the turned-on middle sub-pixels in the single pixel are connected into a line, and the display picture generates bright and dark lines. Compared with the configuration in which the sub-pixels are all arranged in the same shape, the present embodiment can avoid the problem that the display screen generates bright and dark lines due to too regular sub-pixel configuration by the configuration of the short sub-pixels, the middle sub-pixels and the long sub-pixels.
Fig. 2D shows the first sub-pixel column CL1 in the fourth operation mode, the second sub-pixel column CL2 in the fourth operation mode, the third sub-pixel column CL3 in the fourth operation mode, the fourth sub-pixel column CL4 in the fourth operation mode, the fifth sub-pixel column CL5 in the fourth operation mode, and the sixth sub-pixel column CL6 in the fourth operation mode. In the fourth mode, all the subpixels of the subpixel columns remain off, thereby producing the darkest picture.
It should be noted that different sub-pixel columns in the same pixel may be in different operation modes, thereby producing different gray scale effects. In other words, in the first pixel PX1, the first sub-pixel column CL1, the second sub-pixel column CL2, and the third sub-pixel column CL3 each have 4 operation modes, therefore, the first pixel PX1 can be matched with different operation modes to obtain common for sub-pixel columns of (2) 64 (4×4×4) colors; similarly, in the second pixel PX2, the fourth sub-pixel column CL4, the fifth sub-pixel column CL5, and the sixth sub-pixel column CL6 each have 4 modes of operation, therefore, the second pixel PX2 can be matched with different operation modes to obtain common for sub-pixel columns of (2) 64 (4×4×4) colors.
Fig. 3A is a schematic top view of a first pixel according to an embodiment of the invention. Fig. 3B is a schematic top view of a second pixel according to an embodiment of the invention. Fig. 4A and 4B are schematic cross-sectional views of the line A-A 'and the line B-B' of fig. 3A, respectively. It should be noted that the embodiments of fig. 3A to 4B use the element numbers and part of the contents of the embodiments of fig. 1A and 1B, wherein the same or similar elements are denoted by the same or similar numbers, and the description of the same technical contents is omitted. Reference may be made to the foregoing embodiments for description of omitted parts, which are not repeated here. In addition, for better illustrating the structure of the pixel, fig. 3A and 3B show the pixel electrode, the output electrode, the scan line, the data line, and the thin film transistor, and other components are omitted, wherein in fig. 3A and 3B, the thin film transistor is simply represented by a circuit diagram symbol.
Referring to fig. 3A to 3B, the first sub-pixel column CL1, the second sub-pixel column CL2, the third sub-pixel column CL3, the fourth sub-pixel column CL4, the fifth sub-pixel column CL5, and the sixth sub-pixel column CL6 each include a first thin film transistor T1, a second thin film transistor T2, a first output electrode DO1, and a second output electrode DO2. The first thin film transistors T1 arranged in the first direction D1 are electrically connected to the same scanning line SL, the second thin film transistors T2 arranged in the first direction D1 are electrically connected to the same scanning line SL, and the thin film transistors T1 and T2 arranged in the second direction D2 are electrically connected to the same data line DL.
The three middle-sized first color sub-pixels of the first sub-pixel column CL1, the three middle-sized third color sub-pixels of the third sub-pixel column CL3, and the three middle-sized second sub-pixels of the fifth sub-pixel column CL5 each include one middle-sized pixel electrode PE2, wherein two of the type pixel electrodes PE2 are electrically connected to each other.
In the present embodiment, in the first, third, and fifth sub-pixel columns CL1, CL3, and CL5, the two middle-sized pixel electrodes PE2 located at both sides are electrically connected to each other through the first output electrode DO1 and to the first thin film transistor T1; the middle-sized pixel electrode PE2 is electrically connected to the second output electrode DO2 separated from the first output electrode DO1, and is electrically connected to the second thin film transistor T2 through the second output electrode DO2.
In the present embodiment, in the second sub-pixel column CL2, the fourth sub-pixel column CL4, and the sixth sub-pixel column CL6, two short-type pixel electrodes PE3 located on both sides are electrically connected to each other through the first output electrode DO1 and to the second thin film transistor T2; the middle long pixel electrode PE1 is electrically connected to a second output electrode DO2 separated from the first output electrode DO1, and is electrically connected to the first thin film transistor T1 through the second output electrode DO2.
In the present embodiment, the first output electrode DO1 in the first sub-pixel column CL1, the third sub-pixel column CL3 and the fifth sub-pixel column CL5 is electrically connected to the first thin film transistor T1, and the first output electrode DO1 in the second sub-pixel column CL2, the fourth sub-pixel column CL4 and the sixth sub-pixel column CL6 is electrically connected to the second thin film transistor T2.
In the first pixel PX1, the middle-sized pixel electrode PE2 of the first sub-pixel column CL1 located at both sides, the long-sized pixel electrode PE1 of the second sub-pixel column CL2 located at the middle, and the middle-sized pixel electrode PE2 of the third sub-pixel column CL3 located at both sides may be electrically connected to the same scanning line SL through the three first thin film transistors T1. In the second pixel PX2, the long pixel electrode PE1 in the middle of the fourth sub-pixel column CL1, the middle pixel electrode PE2 on both sides of the fifth sub-pixel column CL5, and the long pixel electrode PE1 in the middle of the sixth sub-pixel column CL2 may be electrically connected to the same scanning line SL through the three first thin film transistors T1.
In the first pixel PX1, the middle-sized pixel electrode PE2 of the first sub-pixel column CL1, the short-sized pixel electrodes PE3 of the second sub-pixel column CL2 at both sides, and the middle-sized pixel electrode PE2 of the third sub-pixel column CL3 at the middle may be electrically connected to the same scanning line SL through the three second thin film transistors T2. In the second pixel PX2, the short pixel electrode PE3 on both sides of the fourth sub-pixel column CL4, the middle-sized pixel electrode PE2 on the middle of the fifth sub-pixel column CL5, and the short pixel electrode PE3 on both sides of the sixth sub-pixel column CL6 may be electrically connected to the same scanning line SL through the three second thin film transistors T2.
Referring to fig. 3A to 4B, the first thin film transistor T1 and the second thin film transistor T2 each include a gate electrode G, a semiconductor channel layer CH, a source electrode S and a drain electrode D.
The semiconductor channel layer CH is disposed on the first substrate SB 1. The first insulating layer I1 is located on the gate electrode G. The gate electrode G is located on the first insulating layer I1 and overlaps the semiconductor channel layer CH. The gate G is electrically connected to a corresponding scan line. The second insulating layer I2 is located on the gate electrode G and the first insulating layer I1. The source electrode S and the drain electrode D are located on the second insulating layer I2 and electrically connected to the semiconductor channel layer CH. The source S is electrically connected to a corresponding data line.
In the embodiment, the first tft T1 and the second tft T2 are top gate type tfts, but the invention is not limited thereto. In other embodiments, at least one of the first thin film transistor T1 and the second thin film transistor T2 may be a bottom gate thin film transistor, a double gate thin film transistor, or other types of thin film transistors.
The third insulating layer I3 is disposed on the source S, the drain D, and the second insulating layer I2. The first output electrode DO1 and the second output electrode DO2 are located on the third insulating layer I3 and are electrically connected to the drain D of the corresponding first thin film transistor T1 or the drain D of the second thin film transistor T2, respectively.
The fourth insulating layer I4 is disposed on the first output electrode DO1, the second output electrode DO2, and the third insulating layer I3. The long-type pixel electrode PE1, the middle-type pixel electrode PE2 and the short-type pixel electrode PE3 are disposed on the fourth insulating layer I4 and electrically connected to the corresponding first output electrode DO1 or second output electrode DO2, respectively.
In some embodiments, the materials of the long-type pixel electrode PE1, the middle-type pixel electrode PE2 and the short-type pixel electrode PE3 include transparent conductive materials (such as indium tin oxide, indium zinc oxide, aluminum tin oxide, aluminum zinc oxide, indium gallium zinc oxide or a stacked layer of at least two of the above), but the invention is not limited thereto. In other embodiments, the long pixel electrode PE1, the middle pixel electrode PE2 and the short pixel electrode PE3 are reflective pixel electrodes, and the materials thereof include metals. When the long-type pixel electrode PE1, the middle-type pixel electrode PE2 and the short-type pixel electrode PE3 are reflective pixel electrodes, the display device is a reflective liquid crystal display device or a transflective liquid crystal display device.
The liquid crystal molecules LC are disposed on the long pixel electrode PE1, the middle pixel electrode PE2, and the short pixel electrode PE3, and between the first substrate SB1 and the second substrate SB 2.
The color conversion element CF and a black matrix (not shown) are disposed on the second substrate SB2, wherein the color conversion element CF comprises a filter element and/or a quantum dot material.
In summary, the display device of the present invention includes the short sub-pixel, the middle sub-pixel and the long sub-pixel, and by the arrangement of the short sub-pixel, the middle sub-pixel and the long sub-pixel, the display device can provide various gray scale changes of the pixels, and can improve the problem of bright and dark lines of the display screen.

Claims (10)

1. A display device, comprising:
a plurality of first pixels, each of the first pixels comprising:
a first subpixel column including three middle-sized first color subpixels;
a second sub-pixel column including two short second sub-pixels and one long second sub-pixel located between the two short second sub-pixels; and
a third subpixel row comprising three middle-sized third subpixels, wherein the second subpixel row is located between the first subpixel row and the third subpixel row; and
a plurality of second pixels, each of the second pixels comprising:
a fourth sub-pixel column including two short first color sub-pixels and one long first color sub-pixel located between the two short first color sub-pixels;
a fifth sub-pixel column including three middle-sized second sub-pixels; and
the sixth sub-pixel row comprises two short third color sub-pixels and one long third color sub-pixel arranged between the two short third color sub-pixels, wherein the fifth sub-pixel row is arranged between the fourth sub-pixel row and the sixth sub-pixel row, and the first pixels and the second pixels are alternately arranged in a first direction and a second direction, wherein the first direction is perpendicular to the second direction.
2. The display device of claim 1, wherein each of the long first color sub-pixels has a length four times that of each of the short first color sub-pixels, each of the middle first color sub-pixels has a length twice that of each of the short first color sub-pixels, and each of the long first color sub-pixels has a length twice that of each of the middle first color sub-pixels.
3. The display device of claim 1, wherein each of the elongated second sub-pixels in each of the first pixels completely overlaps one of the three middle-sized first color sub-pixels located in the middle in the first direction and partially overlaps both of the two sides of the three middle-sized first color sub-pixels.
4. The display device of claim 1, wherein each of the three middle-sized first color sub-pixels of each of the first sub-pixel columns comprises a middle-sized pixel electrode, wherein two of the middle-sized pixel electrodes located on both sides are electrically connected to each other.
5. The display device of claim 4, wherein each of the first sub-pixel rows further comprises a first thin film transistor and a second thin film transistor, wherein the two of the middle-sized pixel electrodes in each of the first sub-pixel rows are electrically connected to the first thin film transistor, and the other middle-sized pixel electrode in each of the first sub-pixel rows is electrically connected to the second thin film transistor.
6. The display device of claim 1, wherein the two short first color sub-pixels of each of the fourth sub-pixel rows each comprise a short pixel electrode, and the one long first color sub-pixel of each of the fourth sub-pixel rows comprises a long pixel electrode, wherein the short pixel electrodes of each of the fourth sub-pixel rows are electrically connected to each other.
7. The display device of claim 1, further comprising:
the black matrix is overlapped with the first pixels and the second pixels, wherein the black matrix comprises a plurality of long openings, a plurality of middle-sized openings and a plurality of short openings, the long openings define the long first color sub-pixels, the long second sub-pixels and the long third color sub-pixels, the middle-sized openings define the middle first color sub-pixels, the middle second sub-pixels and the middle third color sub-pixels, and the short openings define the short first color sub-pixels, the short second sub-pixels and the short third color sub-pixels.
8. The display device of claim 7, wherein the length of each of the elongated openings is four times the length of each of the short openings, wherein the length of each of the medium-sized openings is twice the length of each of the short openings, wherein the length of each of the elongated openings is twice the length of each of the medium-sized openings.
9. The display device of claim 1, wherein the elongated second sub-pixels, the elongated first color sub-pixels, and the elongated third color sub-pixels are aligned in the first direction among the first pixels and the second pixels arranged in the first direction.
10. The display device of claim 1, wherein the first sub-pixel columns, the second sub-pixel columns, and the third sub-pixel columns are aligned Yu Gaixie with the fourth sub-pixel columns, the fifth sub-pixel columns, and the sixth sub-pixel columns, respectively, in the second direction among the first pixels and the second pixels arranged in the second direction.
CN202310811847.7A 2023-02-16 2023-07-04 display device Pending CN116819836A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW112105593 2023-02-16
TW112105593A TWI831614B (en) 2023-02-16 2023-02-16 Display device

Publications (1)

Publication Number Publication Date
CN116819836A true CN116819836A (en) 2023-09-29

Family

ID=88118221

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310811847.7A Pending CN116819836A (en) 2023-02-16 2023-07-04 display device

Country Status (2)

Country Link
CN (1) CN116819836A (en)
TW (1) TWI831614B (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI632540B (en) * 2018-01-15 2018-08-11 友達光電股份有限公司 Display apparatus and method of switching viewing angle thereof
TWI695205B (en) * 2018-08-10 2020-06-01 友達光電股份有限公司 Image-sensing display device and image processing method

Also Published As

Publication number Publication date
TWI831614B (en) 2024-02-01

Similar Documents

Publication Publication Date Title
JP4917254B2 (en) Liquid crystal display
JP5480970B2 (en) Display panel and display device
US8902141B2 (en) Display apparatus and driving method
JP5314155B2 (en) Liquid crystal display
JP4302172B2 (en) Display device
KR101307556B1 (en) Display Device And Sub-Pixel Arrangement Structure Thereof
RU2681670C1 (en) Matrix substrate and the liquid crystal display device
WO2017202117A1 (en) Pixel structure, array substrate, display device, and driving method of display device
US20050275610A1 (en) Liquid crystal display device and driving method for the same
CN103185996A (en) Transversely arranged RGBW pixel structure, driving method thereof and display panel
JP2009300748A (en) Display and liquid crystal display
US10353260B2 (en) Display panel and display device
CN104751821A (en) Display panel and driving method thereof
TWI635473B (en) Display device with novel sub-pixel arrangement
CN104049396A (en) Pixel structure of liquid crystal display
TWI398713B (en) Array substrate and flat display device
US7301517B2 (en) Liquid-crystal display apparatus capable of reducing line crawling
JP2007206392A (en) Electro-optical device, driving method thereof, and electronic equipment
JP5589018B2 (en) Liquid crystal display
WO2020098600A1 (en) Display substrate, display panel, and method for driving same
WO2018128142A1 (en) Liquid crystal display and driving method for same
CN103022141A (en) Thin-film transistor, double-gate-drive and transversally-arrayed pixel structure and display panel
CN116819836A (en) display device
JP2007093832A (en) Color image processing method and color image display apparatus
CN112562605A (en) Driving method and driving device of display panel and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination