CN116745770A - 一种数字电路的综合方法及综合装置 - Google Patents

一种数字电路的综合方法及综合装置 Download PDF

Info

Publication number
CN116745770A
CN116745770A CN202180086370.XA CN202180086370A CN116745770A CN 116745770 A CN116745770 A CN 116745770A CN 202180086370 A CN202180086370 A CN 202180086370A CN 116745770 A CN116745770 A CN 116745770A
Authority
CN
China
Prior art keywords
module
modules
dependency information
external
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202180086370.XA
Other languages
English (en)
Chinese (zh)
Inventor
袁佳杰
谭骏朗
汤立奇
刘佶
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN116745770A publication Critical patent/CN116745770A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Data Mining & Analysis (AREA)
  • Databases & Information Systems (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
CN202180086370.XA 2021-03-23 2021-03-23 一种数字电路的综合方法及综合装置 Pending CN116745770A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2021/082428 WO2022198447A1 (fr) 2021-03-23 2021-03-23 Procédé de synthèse et dispositif de synthèse pour circuit numérique

Publications (1)

Publication Number Publication Date
CN116745770A true CN116745770A (zh) 2023-09-12

Family

ID=83396223

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202180086370.XA Pending CN116745770A (zh) 2021-03-23 2021-03-23 一种数字电路的综合方法及综合装置

Country Status (2)

Country Link
CN (1) CN116745770A (fr)
WO (1) WO2022198447A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116542190B (zh) * 2023-06-02 2023-09-01 英诺达(成都)电子科技有限公司 用户设计综合方法、装置、设备、介质及产品

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106709116B (zh) * 2015-11-17 2019-12-10 深圳市博巨兴微电子科技有限公司 一种生成rtl级ip核方法及装置
CN107368643B (zh) * 2017-07-13 2020-12-01 湖南中易利华信息技术有限公司 基于rtl的模块划分方法、装置及终端设备
CN112270148A (zh) * 2020-10-16 2021-01-26 山东云海国创云计算装备产业创新中心有限公司 一种门级网表生成方法及相关装置
CN112528583B (zh) * 2020-12-18 2022-04-01 广东高云半导体科技股份有限公司 多线程综合方法及用于fpga开发的综合系统

Also Published As

Publication number Publication date
WO2022198447A1 (fr) 2022-09-29

Similar Documents

Publication Publication Date Title
Ferrandi et al. Bambu: an open-source research framework for the high-level synthesis of complex applications
Goossens et al. An efficient microcode compiler for application specific DSP processors
US9652570B1 (en) Automatic implementation of a customized system-on-chip
US6865526B1 (en) Method for core-based system-level power modeling using object-oriented techniques
Große et al. Quality-driven SystemC design
Lavagno et al. Design of embedded systems
Shin et al. C-based interactive RTL design methodology
Cai et al. Comparison of Specfic and SystemC languages for system design
CN116745770A (zh) 一种数字电路的综合方法及综合装置
Ebeid et al. HDL code generation from UML/MARTE sequence diagrams for verification and synthesis
Paul et al. A layered, codesign virtual machine approach to modeling computer systems
CN114841103A (zh) 门级电路的并行仿真方法、系统、存储介质及设备
O'Nils Specification, synthesis and validation of hardware/software interfaces
Klaus et al. Automatic generation of scheduled SystemC models of embedded systems from extended task graphs
Gauthier et al. HDLRuby, a new high productivity hardware description language
Villar et al. Synthesis applications of VHDL
Roy The use of RTL descriptions in accurate timing verification and test generation (VLSI)
US8447581B1 (en) Generating simulation code from a specification of a circuit design
Gauthier et al. Abstracting HW communications with channels for HDLRuby
CN116305713B (zh) 一种芯片仿真系统及仿真方法
US20030140054A1 (en) Processor composing apparatus, system LSI composing apparatus, processor composing method, system LSI composing method, and program therefor
Coelho et al. Redesigning hardware-software systems
Koch et al. System validation by source level emulation of behavioral VHDL specifications
Gorjiara et al. GNR: A formal language for specification, compilation, and synthesis of custom embedded processors
Brunmayr et al. A hardware/software codesign template library for design space exploration

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination