CN116599896A - Multi-channel communication method, device and equipment in Network On Chip (NOC) verification - Google Patents

Multi-channel communication method, device and equipment in Network On Chip (NOC) verification Download PDF

Info

Publication number
CN116599896A
CN116599896A CN202310521454.2A CN202310521454A CN116599896A CN 116599896 A CN116599896 A CN 116599896A CN 202310521454 A CN202310521454 A CN 202310521454A CN 116599896 A CN116599896 A CN 116599896A
Authority
CN
China
Prior art keywords
channel
noc
node
sub
slave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310521454.2A
Other languages
Chinese (zh)
Inventor
崔昭华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taichu Wuxi Electronic Technology Co ltd
Original Assignee
Taichu Wuxi Electronic Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taichu Wuxi Electronic Technology Co ltd filed Critical Taichu Wuxi Electronic Technology Co ltd
Priority to CN202310521454.2A priority Critical patent/CN116599896A/en
Publication of CN116599896A publication Critical patent/CN116599896A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/24—Multipath
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7825—Globally asynchronous, locally synchronous, e.g. network on chip
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/403—Bus networks with centralised control, e.g. polling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H04L47/2441—Traffic characterised by specific attributes, e.g. priority or QoS relying on flow classification, e.g. using integrated services [IntServ]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

The application discloses a multichannel communication method, device and equipment in Network On Chip (NOC) verification. Comprising the following steps: establishing independent sub-channel score boards between a master node and a slave node in the NOC respectively; determining a channel type between the master node and the slave node when performing NOC verification, wherein the channel type includes a request channel or a response channel; and communicating each master node with each slave node by adopting a sub-channel score board according to the channel type. By respectively establishing independent sub-channel score boards between the main node and the sub-nodes of the NOC, the main node and the sub-nodes can communicate based on the independent sub-channel score boards, so that the certainty of the transmission sequence between the main node and the sub-nodes can be ensured without adding a detection device, the complexity of the verification environment is reduced, and the execution efficiency of the verification environment is improved.

Description

Multi-channel communication method, device and equipment in Network On Chip (NOC) verification
Technical Field
The present application relates to the field of chip technologies, and in particular, to a method, an apparatus, and a device for multi-channel communication in network on chip NOC verification.
Background
The network on chip (NetworkonChip, NOC) is used for verifying the score board in the environment and is used for comparing the master port in the NOC network with the transmission signals acquired by slave. For the verification process of the NOC network, the sequence between different transmissions is determined when each master is seen to a slave path.
In the Scoreboard design, the transmission sequence is random from the view of the paths of a plurality of masters and slave, because the arrival of each transmission data packet in the NOC network depends on the network transmission path, congestion and other conditions, the arrival sequence of the transmission data is random and uncertain, and the traditional verification mode is to design a set of detection devices for tracking the transmission data packets in the NOC network, but if the above sequence detection devices are to be designed, the complexity of the verification environment is increased, and the execution efficiency of the verification environment is reduced.
Disclosure of Invention
The application provides a multichannel communication method, device and equipment in NOC verification of a system-on-chip, so as to realize multichannel communication in NOC verification of a network-on-chip.
According to a first aspect of the present application there is provided a method of multi-channel communication in network on chip NOC authentication, comprising: establishing independent sub-channel score boards between a master node and a slave node in the NOC respectively;
determining a channel type between the master node and the slave node when performing NOC verification, wherein the channel type comprises a request channel or a response channel;
and communicating each master node with each slave node by adopting the subchannel score board according to the channel type.
According to another aspect of the present application there is provided a multi-channel communications apparatus in network on chip NOC authentication, comprising: the sub-channel score board establishment module is used for respectively establishing independent sub-channel score boards between a master node and a slave node in the NOC;
a channel type determining module configured to determine a channel type between the master node and the slave node when performing NOC verification, wherein the channel type includes a request channel or a response channel;
and the communication module is used for communicating each master node with each slave node by adopting the subchannel score board according to the channel type.
According to another aspect of the present application, there is provided an electronic apparatus including:
at least one processor; and
a memory communicatively coupled to the at least one processor; wherein,,
the memory stores a computer program executable by the at least one processor to enable the at least one processor to perform the method of any one of the embodiments of the present application.
According to another aspect of the application, there is provided a computer readable storage medium storing computer instructions for causing a processor to perform the method according to any of the embodiments of the application.
According to the technical scheme, the independent sub-channel score boards are respectively established between the main node and the sub-nodes of the NOC, and the main node and the sub-nodes can communicate based on the independent sub-channel score boards, so that the certainty of the transmission sequence between the main node and the sub-nodes can be ensured without adding a detection device, the complexity of the verification environment is reduced, and the execution efficiency of the verification environment is improved.
It should be understood that the description in this section is not intended to identify key or critical features of the embodiments of the application or to delineate the scope of the application. Other features of the present application will become apparent from the description that follows.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings required for the description of the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present application, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a flow chart of a method of multi-channel communication in network on chip NOC verification according to a first embodiment of the present application;
FIG. 2 is a schematic illustration of an application scenario for multi-channel communication in NOC verification according to a first embodiment of the present application;
FIG. 3 is a flow chart of a method of multi-channel communication in network on chip NOC verification according to a second embodiment of the present application;
FIG. 4 is a schematic diagram of a multi-channel communication device in network on chip NOC verification according to a third embodiment of the present application;
fig. 5 is a schematic structural diagram of an electronic device according to a fourth embodiment of the present application.
Detailed Description
In order that those skilled in the art will better understand the present application, a technical solution in the embodiments of the present application will be clearly and completely described below with reference to the accompanying drawings in which it is apparent that the described embodiments are only some embodiments of the present application, not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the present application without making any inventive effort, shall fall within the scope of the present application.
It should be noted that the terms "first," "second," and the like in the description and the claims of the present application and the above figures are used for distinguishing between similar objects and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used may be interchanged where appropriate such that the embodiments of the application described herein may be implemented in sequences other than those illustrated or otherwise described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
Example 1
Fig. 1 is a flowchart of a method for multi-channel communication in NOC verification of a network on chip according to an embodiment of the present application, where the method may be performed by a multi-channel communication device in NOC verification of a network on chip, and the device may be implemented in hardware and/or software. As shown in fig. 1, the method includes:
step S101, respectively establishing independent sub-channel score boards between a master node and a slave node in the NOC.
Each node of the NOC bus network is provided with a master node master and slave nodes slave, each master can initiate transmission command and write data to reach each slave, and each corresponding slave replies response or reads data to the master which sends the command after receiving the command. The number of NOC network nodes is very large, e.g., there are 64 nodes, each node including 3 masters, 1 slave, and there are a total of 192 masters, 64 slave. From the routing rules of the NOC network, 192 masters can reach any of the total of 64 slave, each slave requiring a response channel to be sent to 192 masters.
Optionally, an independent subchannel score board is respectively established between a master node and a slave node in the NOC, and the independent subchannel score board comprises: determining communication paths of each master node and each slave node in the NOC; and respectively establishing independent subchannel score boards for all the communication paths.
Fig. 2 is a schematic diagram of an application scenario of multi-channel communication in NOC verification in this embodiment, where after all masters and slave included in the NOC are determined, communication paths of each master and slave are determined, and independent sub-channel score boards are established for each communication path.
In one particular implementation, the design of the scoreboard is considered because the validation of the NOC needs to be broken down into two channel types, request and response channels. For example, when the number of masters is 192 and the number of slave is 64, for a request channel, the sub-channel scoreboard is independent from master to slave, and is designed as follows:
master0->slave0,master0->slave1,master0->slave3,...master0->slave63；
master1->slave0,master1->slave01,master1->slave03,...master1->slave63；
......
master191->slave0,master191->slave1,master191->slave3,...ma ster191->slave63。
for response channels, the independent sub-channel score boards are arranged from each slave to each master, and the design is as follows:
slave0->master0,slave0->master1,slave0->master3,...slave0->master191；
slave1->master0,slave1->master1,slave1->master3,...slave1->master191；
......
slave63->master0,slave63->master1,slave63->master3,...slave63->master191。
through the operation, for different channel types, independent sub-channel score boards are respectively and directly built in a master node master and a slave node slave.
Step S102, determining the channel type between the master node and the slave node when performing NOC verification.
Optionally, determining the channel type between the master node and the slave node when performing NOC verification includes: determining an originating end of the communication when performing NOC verification; judging whether the initiating terminal is a master node, if so, determining the channel type as a request channel, otherwise, determining the channel type as a response channel.
Specifically, after creating a separate sub-channel scoreboard between the master node and the slave node, before performing NOC verification and node communication, the channel type between the master node and the slave node needs to be determined, and in this embodiment, the channel type mainly includes a request channel and a response channel. The data initiation modes corresponding to different request channels are different, so that the channel type can be determined as the request channel by determining the communication initiator when the initiator is a master node; when the initiator is a slave node slave, then the channel type is determined to be a response channel.
The request channel in this embodiment includes a read-write address channel and a write data channel, and the response channel includes a read-write response channel and a read data channel, which, of course, are only illustrated in this embodiment, and the channel types included in the request channel and the response channel are not limited.
And step S103, communicating each master node with each slave node by adopting a sub-channel score board according to the channel type.
Optionally, the communication between each master node and each slave node by adopting a subchannel score board according to the channel type includes: when the channel type is determined to be a request channel, the master node sends out the transmission of a read-write address channel and a write data channel to be used as a data comparison starting point of the sub-channel score board; and the transmission of the read-write address channel and the write data channel received from the node is used as the end point of data comparison of the sub-channel score board.
Optionally, the communication between each master node and each slave node by adopting a subchannel score board according to the channel type includes: when the channel type is determined to be a response channel, transmitting a read-write response channel and a read data channel from the node as a data comparison starting point of the sub-channel score board; and the transmission of the read-write response channel and the read data channel received by the main node is used as the end point of data comparison of the subchannel score board.
In one embodiment, for the request channel, the transmission is sequential from the dimension of one master, for example, the data transmitted from the master0 to the slave0 is sequentially M0A0/M0A1/M0A2/M0A3, and the data received by the corresponding slave0 is sequentially M0A0/M0A1/M0A2/M0A3, so that the data transmitted from the master is sequentially received at the slave side for the dimension of one master. From the dimensions of multiple masters, when master0 and master1 simultaneously transmit data to slave0 before the sub-channel scoreboard is not established, the data transmitted by master0 to slave0 is M0A0/M0A1/M0A2/M0A3, and the data transmitted by master1 to slave0 is M1A0/M1A 2/M1A3/M1A4, and because of the design rules of NOC bus network master0 and master1 when transmitting data to slave0, the order of receiving data at slave0 is chaotic, for example, the data received at slave0 may be M0A0/M0A1/M1A 0/M1A 2/M1A 1/M1A2/M1A3/M1A4, thus a chaotic sequence of data for master0 and master1 may occur. Therefore, if the conventional design rule of the scoreboard is adopted, a set of logic which is the same as the design principle of the NOC bus needs to be additionally maintained in the verification environment to record and predict the sequence of the data packets, which obviously increases the complexity of the verification environment. In the application, in order to adapt to the design rule of the NOC bus network, an independent sub-channel score board is established, so that when an independent first sub-channel score board is adopted for data transmission between the master0 and the slave0 after the independent sub-channel score board is established, the data transmitted from the master0 to the slave0 through the first sub-channel score board is M0A0/M0A1/M0A2/M0A3, and the data received by the corresponding slave0 through the first sub-channel score board is still M0A0/M0A1/M0A2/M0A3. Similarly, when the independent first sub-channel score board is adopted to transmit data between the master0 and the slave0, the data transmitted from the master1 to the slave0 through the second sub-channel score board is M1A0/M1A1/M1A2/M1A3/M1A4, and the data received by the corresponding slave0 through the second sub-channel score board is still M1A0/M1A1/M1A2/M1A3/M1A4. Therefore, when the master0 and the master1 simultaneously transmit data to the slave0, the master0 and the master1 independently transmit data without interference due to the fact that the pre-established sub-channel score boards which are independent of the slave0 are adopted to communicate, and accordingly accuracy of data transmission between nodes can be determined without additionally adding a data packet detection device.
According to the embodiment of the application, the independent sub-channel score boards are respectively established between the main node and the sub-nodes of the NOC, and the main node and the sub-nodes can communicate based on the independent sub-channel score boards, so that the certainty of the transmission sequence between the main node and the sub-nodes can be ensured without adding a detection device, the complexity of the verification environment is reduced, and the execution efficiency of the guest verification environment is improved.
Example two
Fig. 3 is a flowchart of a multi-channel communication method in network on chip NOC verification according to a second embodiment of the present application, where the present embodiment is based on the above embodiment, and further includes detecting a communication result of a sub-channel scoreboard after each master node and each slave node communicate with each other by using the sub-channel scoreboard according to a channel type.
In step S201, independent subchannel score boards are respectively established between the master node and the slave nodes in the NOC.
Optionally, an independent subchannel score board is respectively established between a master node and a slave node in the NOC, and the independent subchannel score board comprises: determining communication paths of each master node and each slave node in the NOC; and respectively establishing independent subchannel score boards for all the communication paths.
Step S202, determining the channel type between the master node and the slave node when performing NOC verification.
Optionally, determining the channel type between the master node and the slave node when performing NOC verification includes: determining an originating end of the communication when performing NOC verification; judging whether the initiating terminal is a master node, if so, determining the channel type as a request channel, otherwise, determining the channel type as a response channel.
Optionally, the request channel includes a read-write address channel and a write data channel, and the response channel includes a read-write response channel and a read data channel.
And step S203, communicating each master node with each slave node by adopting a sub-channel score board according to the channel type.
Optionally, the communication between each master node and each slave node by adopting a subchannel score board according to the channel type includes: when the channel type is determined to be a request channel, the master node sends out the transmission of a read-write address channel and a write data channel to be used as a data comparison starting point of the sub-channel score board; and the transmission of the read-write address channel and the write data channel received from the node is used as the end point of data comparison of the sub-channel score board.
Optionally, the communication between each master node and each slave node by adopting a subchannel score board according to the channel type includes: when the channel type is determined to be a response channel, transmitting a read-write response channel and a read data channel from the node as a data comparison starting point of the sub-channel score board; and the transmission of the read-write response channel and the read data channel received by the main node is used as the end point of data comparison of the subchannel score board.
Step S204, the communication result of the subchannel score board is detected.
In this embodiment, after the master nodes and the slave nodes communicate with each other by adopting the sub-channel score boards in the pattern channel type, the communication results of the sub-channel score boards are read and detected, that is, whether disorder occurs in the communication results is detected.
For example, when master0 and master1 simultaneously transmit data to slave0, the data transmitted from master0 to slave0 is M0A0/M0A1/M0A2/M0A3 and the data transmitted from master1 to slave0 is M1A0/M1A1/M1A2/M1A3/M1A4. In the case of setting up a separate subchannel scoreboard, the following out-of-order results still occur if the data received on the slave0 side: when M0A0/M0A1/M1A0/M0A2/M1A1/M0A3/M1A2/M1A3/M1A4, it indicates that the first sub-channel scoreboard established between master0 and slave0 or the second sub-channel scoreboard established between master1 and slave0 is faulty. When the result appears, an alarm prompt is sent out, so that a user is prompted to overhaul the established subchannel score board, and the execution efficiency of the verification environment is further improved.
According to the embodiment of the application, the independent sub-channel score boards are respectively established between the main node and the sub-nodes of the NOC, and the main node and the sub-nodes can communicate based on the independent sub-channel score boards, so that the certainty of the transmission sequence between the main node and the sub-nodes can be ensured without adding a detection device, the complexity of the verification environment is reduced, and the execution efficiency of the verification environment is improved.
Example III
Fig. 4 is a schematic structural diagram of a multi-channel communication device in NOC verification in a network on chip according to a third embodiment of the present application. As shown in fig. 4, the apparatus includes: a subchannel scoreboard establishment module 310, a channel type determination module 320, and a communication module 330.
A sub-channel scoreboard creation module 310 for creating separate sub-channel scoreboards between a master node and a slave node in the NOC, respectively;
a channel type determining module 320, configured to determine a channel type between the master node and the slave node when performing NOC verification, where the channel type includes a request channel or a response channel;
and the communication module 330 is used for communicating each master node and each slave node by adopting the subchannel score board according to the channel type.
Optionally, the sub-channel score board establishment module is used for determining communication paths of each master node and each slave node in the NOC;
and respectively establishing independent subchannel score boards for all the communication paths.
Optionally, the channel type determining module is configured to determine an initiating end of the communication when performing NOC verification;
judging whether the initiating terminal is a master node, if so, determining the channel type as a request channel, otherwise, determining the channel type as a response channel.
Optionally, the request channel includes a read-write address channel and a write data channel, and the response channel includes a read-write response channel and a read data channel.
Optionally, the communication module is configured to, when determining that the channel type is a request channel, send out transmission of a read-write address channel and a write data channel by the master node, and use the transmission as a data comparison starting point of the subchannel score board;
and the transmission of the read-write address channel and the write data channel received from the node is used as the end point of data comparison of the sub-channel score board.
Optionally, the communication module is used for sending out the transmission of the read-write response channel and the read data channel from the node when the channel type is determined to be the response channel, and taking the transmission as a data comparison starting point of the sub-channel score board;
and the transmission of the read-write response channel and the read data channel received by the main node is used as the end point of data comparison of the subchannel score board.
Optionally, the device further comprises a detection module, which is used for detecting the communication result of the subchannel score board.
The multi-channel communication device in the network-on-chip NOC verification provided by the embodiment of the application can execute the multi-channel communication method in the network-on-chip NOC verification provided by any embodiment of the application, and has the corresponding functional modules and beneficial effects of the execution method.
Example IV
Fig. 5 shows a schematic diagram of the structure of an electronic device 10 that may be used to implement an embodiment of the application. Electronic devices are intended to represent various forms of digital computers, such as laptops, desktops, workstations, personal digital assistants, servers, blade servers, mainframes, and other appropriate computers. Electronic equipment may also represent various forms of mobile devices, such as personal digital processing, cellular telephones, smartphones, wearable devices (e.g., helmets, glasses, watches, etc.), and other similar computing devices. The components shown herein, their connections and relationships, and their functions, are meant to be exemplary only, and are not meant to limit implementations of the applications described and/or claimed herein.
As shown in fig. 5, the electronic device 10 includes at least one processor 11, and a memory, such as a Read Only Memory (ROM) 12, a Random Access Memory (RAM) 13, etc., communicatively connected to the at least one processor 11, in which the memory stores a computer program executable by the at least one processor, and the processor 11 may perform various appropriate actions and processes according to the computer program stored in the Read Only Memory (ROM) 12 or the computer program loaded from the storage unit 18 into the Random Access Memory (RAM) 13. In the RAM13, various programs and data required for the operation of the electronic device 10 may also be stored. The processor 11, the ROM12 and the RAM13 are connected to each other via a bus 14. An input/output (I/O) interface 15 is also connected to bus 14.
Various components in the electronic device 10 are connected to the I/O interface 15, including: an input unit 16 such as a keyboard, a mouse, etc.; an output unit 17 such as various types of displays, speakers, and the like; a storage unit 18 such as a magnetic disk, an optical disk, or the like; and a communication unit 19 such as a network card, modem, wireless communication transceiver, etc. The communication unit 19 allows the electronic device 10 to exchange information/data with other devices via a computer network, such as the internet, and/or various telecommunication networks.
The processor 11 may be a variety of general and/or special purpose processing components having processing and computing capabilities. Some examples of processor 11 include, but are not limited to, a Central Processing Unit (CPU), a Graphics Processing Unit (GPU), various specialized Artificial Intelligence (AI) computing chips, various processors running machine learning model algorithms, digital Signal Processors (DSPs), and any suitable processor, controller, microcontroller, etc. The processor 11 performs the various methods and processes described above, such as the multi-channel communication method in network on chip NOC verification.
In some embodiments, the multi-channel communication method in network on chip NOC verification may be implemented as a computer program tangibly embodied on a computer readable storage medium, such as storage unit 18. In some embodiments, part or all of the computer program may be loaded and/or installed onto the electronic device 10 via the ROM12 and/or the communication unit 19. When the computer program is loaded into RAM13 and executed by processor 11, one or more steps of the multi-channel communication method in network on chip NOC verification described above may be performed. Alternatively, in other embodiments, processor 11 may be configured to perform the multi-channel communication method in network on chip NOC verification in any other suitable manner (e.g., by means of firmware).
Various implementations of the systems and techniques described here above may be implemented in digital electronic circuitry, integrated circuit systems, field Programmable Gate Arrays (FPGAs), application Specific Integrated Circuits (ASICs), application Specific Standard Products (ASSPs), systems On Chip (SOCs), load programmable logic devices (CPLDs), computer hardware, firmware, software, and/or combinations thereof. These various embodiments may include: implemented in one or more computer programs, the one or more computer programs may be executed and/or interpreted on a programmable system including at least one programmable processor, which may be a special purpose or general-purpose programmable processor, that may receive data and instructions from, and transmit data and instructions to, a storage system, at least one input device, and at least one output device.
A computer program for carrying out methods of the present application may be written in any combination of one or more programming languages. These computer programs may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus, such that the computer programs, when executed by the processor, cause the functions/acts specified in the flowchart and/or block diagram block or blocks to be implemented. The computer program may execute entirely on the machine, partly on the machine, as a stand-alone software package, partly on the machine and partly on a remote machine or entirely on the remote machine or server.
In the context of the present application, a computer-readable storage medium may be a tangible medium that can contain, or store a computer program for use by or in connection with an instruction execution system, apparatus, or device. The computer readable storage medium may include, but is not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing. Alternatively, the computer readable storage medium may be a machine readable signal medium. More specific examples of a machine-readable storage medium would include an electrical connection based on one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing.
To provide for interaction with a user, the systems and techniques described here can be implemented on an electronic device having: a display device (e.g., a CRT (cathode ray tube) or LCD (liquid crystal display) monitor) for displaying information to a user; and a keyboard and a pointing device (e.g., a mouse or a trackball) through which a user can provide input to the electronic device. Other kinds of devices may also be used to provide for interaction with a user; for example, feedback provided to the user may be any form of sensory feedback (e.g., visual feedback, auditory feedback, or tactile feedback); and input from the user may be received in any form, including acoustic input, speech input, or tactile input.
The systems and techniques described here can be implemented in a computing system that includes a background component (e.g., as a data server), or that includes a middleware component (e.g., an application server), or that includes a front-end component (e.g., a user computer having a graphical user interface or a web browser through which a user can interact with an implementation of the systems and techniques described here), or any combination of such background, middleware, or front-end components. The components of the system can be interconnected by any form or medium of digital data communication (e.g., a communication network). Examples of communication networks include: local Area Networks (LANs), wide Area Networks (WANs), blockchain networks, and the internet.
The computing system may include clients and servers. The client and server are typically remote from each other and typically interact through a communication network. The relationship of client and server arises by virtue of computer programs running on the respective computers and having a client-server relationship to each other. The server can be a cloud server, also called a cloud computing server or a cloud host, and is a host product in a cloud computing service system, so that the defects of high management difficulty and weak service expansibility in the traditional physical hosts and VPS service are overcome.
It should be appreciated that various forms of the flows shown above may be used to reorder, add, or delete steps. For example, the steps described in the present application may be performed in parallel, sequentially, or in a different order, so long as the desired results of the technical solution of the present application are achieved, and the present application is not limited herein.
The above embodiments do not limit the scope of the present application. It will be apparent to those skilled in the art that various modifications, combinations, sub-combinations and alternatives are possible, depending on design requirements and other factors. Any modifications, equivalent substitutions and improvements made within the spirit and principles of the present application should be included in the scope of the present application.

Claims (10)

1. A method of multi-channel communication in network on chip NOC authentication, comprising:
establishing independent sub-channel score boards between a master node and a slave node in the NOC respectively;
determining a channel type between the master node and the slave node when performing NOC verification, wherein the channel type comprises a request channel or a response channel;
and communicating each master node with each slave node by adopting the subchannel score board according to the channel type.
2. The method of claim 1 wherein the establishing separate sub-channel score boards between the master node and the slave nodes in the NOC comprises:
determining a communication path between each of the master nodes and the slave nodes in the NOC;
the independent subchannel scoreboard is respectively established for each communication path.
3. The method of claim 1, wherein the determining a channel type between the master node and the slave node when performing NOC verification comprises:
determining an originating end of the communication when performing NOC verification;
judging whether the initiating terminal is the master node, if so, determining the channel type as a request channel, otherwise, determining the channel type as a response channel.
4. The method of claim 3, wherein the request channel comprises a read-write address channel and a write data channel, and the response channel comprises a read-write response channel and a read data channel.
5. The method of claim 4, wherein said communicating each of said master nodes and each of said slave nodes with said subchannel scoreboard according to said channel types comprises:
when the channel type is determined to be a request channel, the master node sends out the transmission of the read-write address channel and the write data channel and is used as a data comparison starting point of the sub-channel score board;
and the slave node receives the transmission of the read-write address channel and the write data channel and is used as the end point of data comparison of the subchannel score board.
6. The method of claim 4, wherein said communicating each of said master nodes and each of said slave nodes using a subchannel scoreboard according to said channel types comprises:
when the channel type is determined to be a response channel, the slave node sends out the transmission of the read-write response channel and the read data channel as a data comparison starting point of the subchannel score board;
and the master node receives the transmission of the read-write response channel and the read data channel and is used as the end point of data comparison of the subchannel score board.
7. The method according to any one of claims 1 to 6, wherein after said communicating each of said master nodes and each of said slave nodes using said subchannel scoreboard according to said channel type, further comprising:
and detecting the communication result of the subchannel score board.
8. A multi-channel communication device in network on chip NOC authentication, comprising:
the sub-channel score board establishment module is used for respectively establishing independent sub-channel score boards between a master node and a slave node in the NOC;
a channel type determining module configured to determine a channel type between the master node and the slave node when performing NOC verification, wherein the channel type includes a request channel or a response channel;
and the communication module is used for communicating each master node with each slave node by adopting the subchannel score board according to the channel type.
9. An electronic device, the electronic device comprising:
at least one processor; and
a memory communicatively coupled to the at least one processor; wherein,,
the memory stores a computer program executable by the at least one processor to enable the at least one processor to perform the method of any one of claims 1-7.
10. A computer readable storage medium storing computer instructions for causing a processor to perform the method of any one of claims 1-7.
CN202310521454.2A 2023-05-10 2023-05-10 Multi-channel communication method, device and equipment in Network On Chip (NOC) verification Pending CN116599896A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310521454.2A CN116599896A (en) 2023-05-10 2023-05-10 Multi-channel communication method, device and equipment in Network On Chip (NOC) verification

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310521454.2A CN116599896A (en) 2023-05-10 2023-05-10 Multi-channel communication method, device and equipment in Network On Chip (NOC) verification

Publications (1)

Publication Number Publication Date
CN116599896A true CN116599896A (en) 2023-08-15

Family

ID=87589193

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310521454.2A Pending CN116599896A (en) 2023-05-10 2023-05-10 Multi-channel communication method, device and equipment in Network On Chip (NOC) verification

Country Status (1)

Country Link
CN (1) CN116599896A (en)

Similar Documents

Publication Publication Date Title
CN104283780A (en) Method and device for establishing data transmission route
CN111405052A (en) P2P penetration method based on port prediction, electronic device and medium
CN114070752B (en) Test method, test device, electronic equipment and computer readable storage medium
CN103457797A (en) Method and device for detecting validity of RCPU port
CN116938953A (en) Block chain-based data processing method and device, electronic equipment and storage medium
CN116599896A (en) Multi-channel communication method, device and equipment in Network On Chip (NOC) verification
CN108512698B (en) Network disaster tolerance method and device and electronic equipment
CN116192534A (en) Train control data communication transmission method, device, equipment and storage medium
CN113691403B (en) Topology node configuration method, related device and computer program product
CN116301676A (en) Printing equipment connection method, device, equipment and storage medium
CN115277499A (en) Method, device, hardware platform and medium for determining delay parameters of MAC (media Access control) equipment
CN116306407B (en) Verification method, device, equipment and storage medium of Network On Chip (NOC)
CN116055386B (en) Port weight updating method, device, chip and storage medium
CN115174426B (en) Output message detection method and device, electronic equipment and storage medium
CN114785631B (en) Communication protocol stack multiplexing method, communication method, computer device and medium
CN117459432A (en) Interface testing method, device, equipment and storage medium
CN114928540B (en) Preemption method and device, electronic equipment and storage medium
CN115174447B (en) Network communication method, device, system, equipment and storage medium
CN117076185B (en) Server inspection method, device, equipment and medium
CN115293096B (en) Line generation method, device, electronic equipment and storage medium
CN116489110A (en) Method, device, chip and storage medium for checking routing data packet
CN117319379A (en) Unidirectional file transmission method, unidirectional file transmission device, unidirectional file transmission equipment and unidirectional file transmission medium
CN117424818A (en) CAN configuration detection method, device, equipment and medium
CN117632167A (en) FPGA parallel upgrading method, device, equipment and medium based on PCIe bus
CN116248574A (en) Routing information determining method, device, chip and storage medium

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination