CN116578250A - Synchronization system among printing equipment nodes - Google Patents
Synchronization system among printing equipment nodes Download PDFInfo
- Publication number
- CN116578250A CN116578250A CN202310536025.2A CN202310536025A CN116578250A CN 116578250 A CN116578250 A CN 116578250A CN 202310536025 A CN202310536025 A CN 202310536025A CN 116578250 A CN116578250 A CN 116578250A
- Authority
- CN
- China
- Prior art keywords
- main control
- control board
- board card
- data
- data frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000007639 printing Methods 0.000 title claims abstract description 49
- 230000005540 biological transmission Effects 0.000 claims abstract description 42
- 230000007246 mechanism Effects 0.000 claims description 12
- 238000000034 method Methods 0.000 claims description 9
- 238000012790 confirmation Methods 0.000 claims description 4
- 230000011664 signaling Effects 0.000 claims description 4
- 238000007641 inkjet printing Methods 0.000 abstract description 9
- 238000004891 communication Methods 0.000 description 13
- 238000010586 diagram Methods 0.000 description 7
- 238000013461 design Methods 0.000 description 6
- 239000007921 spray Substances 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 230000008054 signal transmission Effects 0.000 description 4
- 238000004458 analytical method Methods 0.000 description 3
- 238000012423 maintenance Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 238000013468 resource allocation Methods 0.000 description 2
- 238000006467 substitution reaction Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000010485 coping Effects 0.000 description 1
- 238000007405 data analysis Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000001066 destructive effect Effects 0.000 description 1
- 238000003745 diagnosis Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000009191 jumping Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/12—Digital output to print unit, e.g. line printer, chain printer
- G06F3/1201—Dedicated interfaces to print systems
- G06F3/1202—Dedicated interfaces to print systems specifically adapted to achieve a particular effect
- G06F3/1211—Improving printing performance
- G06F3/1212—Improving printing performance achieving reduced delay between job submission and print start
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/12—Digital output to print unit, e.g. line printer, chain printer
- G06F3/1201—Dedicated interfaces to print systems
- G06F3/1202—Dedicated interfaces to print systems specifically adapted to achieve a particular effect
- G06F3/1203—Improving or facilitating administration, e.g. print management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/12—Digital output to print unit, e.g. line printer, chain printer
- G06F3/1201—Dedicated interfaces to print systems
- G06F3/1223—Dedicated interfaces to print systems specifically adapted to use a particular technique
- G06F3/1236—Connection management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Abstract
The application discloses a synchronization system among printing equipment nodes, which comprises: the upper computer end sends a data transmission instruction and initial data, and transmits the initial data to the first main control board card; the first main control board card converts the initial data into a data frame, and broadcasts the data frame on a first bus so as to send the data frame to the second main control board card and the third main control board card; the second main control board card and the third main control board card analyze the data frame, and transmit the analyzed data frame to printing nozzles respectively corresponding to the second main control board card and the third main control board card so as to execute printing operation. The system has the advantages of improving the flexibility of the ink-jet printing equipment, improving the transmission instantaneity, optimizing the resource utilization rate, improving the self-adaption and being easier to expand.
Description
Technical Field
The application relates to the technical field of electronic information, in particular to a synchronization system among printing equipment nodes.
Background
Currently, in the field of industrial-grade inkjet printing devices, synchronization schemes between device nodes are mainly based on the connection between a main control board and a nozzle plate.
Specifically, each main control board card is responsible for controlling a plurality of spray heads, and the synchronization among equipment nodes is realized in the mode. In order to support more spray heads, a plurality of main control board cards and the spray heads are connected together in a cascading mode. In this synchronization scheme, the main control card is responsible for receiving print job instructions, processing print data, and coordinating the work between the nozzles.
And the spray head executes ink-jet printing operation according to the instruction of the main control board card. By connecting a plurality of spray heads to the same main control board card, parallel processing and high-speed execution of printing tasks can be realized. In addition, the scale of the printing system can be further expanded by cascading a plurality of main control board cards and spray heads, and the synchronization of more equipment nodes is supported.
As the number of the nodes of the equipment increases, communication delay among the nodes increases, and the speed and the effect of inkjet printing are affected; meanwhile, bus contention and resource allocation problems may cause a decrease in data transmission efficiency.
The current solution is mainly to improve the node communication delay problem by adopting a special main control board card. However, this method leads to an increase in project costs, and because of its low versatility, each type of synchronization apparatus needs to be custom designed, resulting in a wide variety of product boards for maintenance.
It should be noted that the information disclosed in the above background section is only for enhancing understanding of the background of the present disclosure and thus may include information that does not constitute prior art known to those of ordinary skill in the art.
Disclosure of Invention
First, the technical problem to be solved
In view of the above-mentioned drawbacks and shortcomings of the prior art, the present application provides a synchronization system between nodes of a printing device, which solves the technical problems of inconsistent synchronization speed and insufficient reliability between nodes of the device in the prior art.
(II) technical scheme
Therefore, the embodiment of the application at least provides a synchronization system between printing equipment nodes, so as to solve the problems of inconsistent synchronization speed and low reliability between the equipment nodes in the prior art.
The embodiment of the application provides a synchronization system among printing equipment nodes, which comprises an upper computer end, a first main control board card, a second main control board card, a third main control board card and a printing nozzle, wherein:
the upper computer end sends a data transmission instruction and initial data, and transmits the initial data to the first main control board card;
the first main control board card converts the initial data into a data frame, and broadcasts the data frame on a first bus so as to send the data frame to the second main control board card and the third main control board card;
the second main control board card and the third main control board card analyze the data frame, and transmit the analyzed data frame to printing nozzles respectively corresponding to the second main control board card and the third main control board card so as to execute printing operation.
In one possible implementation, the initial data is converted into data frames by a high-speed bi-directional differential signaling technique.
In one possible implementation, the coding format of the data frame includes: a start bit, an identification bit, a control bit, a data segment, a high-efficiency CRC check, a confirmation bit and an end bit;
the identification bit comprises a message ID and a remote frame request, and an arbitration mechanism is executed according to the message ID to determine the message priority;
and the CRC check is provided with a CRC check code, and the initial data is checked through the CRC check code so as to ensure that the receiving end correctly receives the initial data.
In a possible implementation manner, an ID filter is further configured in the arbitration mechanism, the ID filter matches the received message ID with the ID filter,
when the received message ID is matched with the ID filter, responding to a data frame corresponding to the message ID and forwarding the data frame to a corresponding main control board card;
when the received message ID is not matched with the ID filter, the data frame corresponding to the message ID is not responded, and meanwhile, the data frame is not forwarded to the corresponding main control board.
In one possible implementation, each timing of the data frame is broken down into a synchronization segment, a propagation segment, a first phase buffer segment, and a second phase buffer segment to ensure that the transmission rate of the data frame over the first bus is the same.
In a possible implementation manner, the third main control board card is further connected with a second bus, and the data frame on the first bus is parsed and packaged by the third main control board card and sent to the second bus.
In one possible implementation manner, the second bus is further connected to a fourth main control board and a fifth main control board, where:
the second bus sends the packed data frame to the fourth main control board card and the fifth main control board card;
and the fourth main control board card and the fifth main control board card analyze the packed data frame and transmit the data frame to printing nozzles respectively corresponding to the fourth main control board card and the fifth main control board card so as to execute printing operation.
In one possible implementation manner, the second main control board card, the third main control board card, the fourth main control board card and the fifth main control board card respectively correspond to at least one printing nozzle.
(III) beneficial effects
The beneficial effects of the application are as follows:
according to the synchronization system among the printing equipment nodes, firstly, the unified main control board form is used for replacing the original multiple board forms, so that the flexibility of the system is improved, a user can flexibly configure and expand the ink-jet printing equipment nodes according to actual requirements, the production cost is low, and the equipment maintenance is convenient; secondly, through the design of broadcast transmission and at most two-stage transmission, the transmission delay is obviously reduced, and the high real-time performance and accuracy of the system are ensured; thirdly, through the design of a distributed system, the application realizes the balanced distribution of resources, so that each node can fully exert the functions of the nodes, and the working efficiency of the whole system is improved; furthermore, the technical scheme of the application can automatically adjust transmission parameters according to the actual working environment and the number of the equipment nodes, thereby realizing high-efficiency and stable data synchronization; finally, the technical scheme of the application supports the quick reading addition or removal of the nodes, so that the system has better expansibility when coping with the continuously changing industrial environment and production requirements.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the following description will briefly explain the drawings used in the embodiments or the description of the prior art, and it is obvious that the drawings in the following description are only embodiments of the present application, and other drawings can be obtained according to the provided drawings without inventive effort to a person skilled in the art.
FIG. 1 is a communication topology diagram of a synchronization system between printing device nodes provided by the present application;
FIG. 2 is a timing diagram of a data frame in a synchronization system between nodes of a printing device according to the present application;
FIG. 3 is a schematic diagram of a data frame broadcast by a first bus per second in a synchronization system between nodes of a printing device according to the present application;
fig. 4 is a schematic diagram of a data frame sent on a second bus by a forwarding node in the synchronization system between nodes of a printing device according to the present application.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the embodiments of the present application more apparent, the technical solutions of the embodiments of the present application will be clearly and completely described with reference to the accompanying drawings in the embodiments of the present application, and it should be understood that the drawings in the present application are for the purpose of illustration and description only and are not intended to limit the scope of the present application. In addition, it should be understood that the schematic drawings are not drawn to scale. A flowchart, as used in this disclosure, illustrates operations implemented according to some embodiments of the present application. It should be appreciated that the operations of the flow diagrams may be implemented out of order and that steps without logical context may be performed in reverse order or concurrently. Moreover, one or more other operations may be added to or removed from the flow diagrams by those skilled in the art under the direction of the present disclosure.
In addition, the described embodiments are only some, but not all, embodiments of the application. The components of the embodiments of the present application generally described and illustrated in the figures herein may be arranged and designed in a wide variety of different configurations. Thus, the following detailed description of the embodiments of the application, as presented in the figures, is not intended to limit the scope of the application, as claimed, but is merely representative of selected embodiments of the application. All other embodiments, which can be made by a person skilled in the art based on embodiments of the application without making any inventive effort, fall within the scope of the application.
In order to enable those skilled in the art to make and use the present disclosure, the following embodiments are provided in connection with a particular application scenario "industrial-grade inkjet printing", and it is within the skill of the art to apply the general principles defined herein to other embodiments and applications scenarios without departing from the spirit and scope of the present disclosure.
The system described below in the embodiment of the application can be applied to any scene requiring industrial inkjet printing, the embodiment of the application does not limit specific application scenes, and any scheme using the synchronization system between printing equipment nodes provided by the embodiment of the application is within the protection scope of the application.
It is noted that, before the present application proposes, as the number of equipment nodes increases, communication delay between nodes increases in the existing scheme, which affects the speed and effect of inkjet printing; at the same time bus contention and resource allocation problems may lead to reduced data transmission efficiency.
In view of the above problems, the embodiment of the present application provides a synchronization system between nodes of a printing device, where the system includes an upper computer terminal 100, a first main control board card 200, a second main control board card 300, a third main control board card 400, and a printing nozzle 500, where: the upper computer terminal 100 sends a data transmission instruction and initial data, and transmits the initial data to the first main control board 200; the first main control board 200 converts the initial data into a data frame, and broadcasts the data frame on the first bus 800 to send the data frame to the second main control board 300 and the third main control board 400; the second main control board 300 and the third main control board 400 analyze the data frame, and transmit the analyzed data frame to the printing nozzles 500 corresponding to the second main control board 300 and the third main control board 400 respectively to execute the printing operation. The system has the advantages of improving the flexibility of the ink-jet printing equipment, improving the transmission instantaneity, optimizing the resource utilization rate, improving the self-adaption and being easier to expand.
In order to facilitate understanding of the present application, the following detailed description of the technical solution provided by the present application is provided in connection with specific embodiments.
Fig. 1 is a schematic diagram of a synchronization system between nodes of a printing device according to an embodiment of the present application. As shown in fig. 1, the system provided by the embodiment of the application includes an upper computer terminal 100, a first main control board 200, a second main control board 300, a third main control board 400 and a printing nozzle 500, wherein: the upper computer terminal 100 sends a data transmission instruction and initial data, and transmits the initial data to the first main control board 200; the first main control board 200 converts the initial data into a data frame, and broadcasts the data frame on the first bus 800 to send the data frame to the second main control board 300 and the third main control board 400; the second main control board 300 and the third main control board 400 analyze the data frame, and transmit the analyzed data frame to the printing nozzles 500 corresponding to the second main control board 300 and the third main control board 400 respectively to execute the printing operation.
The system structure of the application is a topological structure, and the topological structure of the application is a mixed structure of linear and star topology. The central node acts as a centralized manager and is responsible for coordinating and scheduling the communication of the individual device nodes. Specifically, the linear topology is to connect a plurality of device nodes through a bus to form a physical bus, and each device is distinguished through a node address to realize data transmission and data reception. The method has the advantages of simple wiring construction and convenient wiring. The star topology is specifically that a plurality of equipment nodes are arranged on a bus hub, and then the hub is mounted on a bus for communication, so that the hub can amplify and reconstruct bus signals, the reliability and the transmission distance of the signals are enhanced, and the expansion is easy. Meanwhile, the equipment nodes can be directly connected with each other to form a network structure, so that the interconnectivity and fault tolerance of the system are improved.
Furthermore, the application adopts a broadcasting communication mode based on time triggering. In this communication mode, the central node periodically transmits a synchronization signal, and each device node performs data transmission at predetermined time intervals after receiving the synchronization signal. Therefore, the real-time performance and the accuracy of data transmission between the nodes can be ensured, the transmission delay is reduced, and the synchronization performance of the whole system is improved.
In some possible implementations, the initial data is converted into data frames by a high-speed bi-directional differential signaling technique.
Illustratively, the present application employs a high-speed bi-directional differential signaling technique to connect device nodes. The connection mode improves the reliability and the anti-interference capability of signal transmission and realizes high-speed synchronization among a large number of nodes. Each equipment node is provided with a differential signal receiving and transmitting module for realizing high-speed data transmission between the nodes.
In practical application, the application firstly converts TTL (transistor-transistor logic) signals into differential signals on an FPGA for transmission. The TTL signal is a common digital signal type, with lower power consumption and higher noise margin, but has poorer anti-interference capability in the long-distance transmission process. The differential signal can effectively reduce signal interference and noise and improve transmission quality. Therefore, in the application, the FPGA is used for carrying out differential signal conversion on TTL signals, and then high-speed synchronization among equipment nodes is realized through a high-speed bidirectional differential signal transmission technology. The design ensures the reliability and the anti-interference capability of signal transmission, and is suitable for high-speed synchronous communication scenes among large-scale embedded computing nodes.
In the application, two pins TX1 and RX1 are led out from a micro-processing communication module of the FPGA, and are transmitted to TXD and RXD interfaces in a physical layer chip through digital signals, a PHY outputs differential signals to be transmitted to a bus, and terminal resistors of 120 omega are required to be mounted at two ends of the bus. A maximum of 110 device nodes are mounted in the middle of the bus.
In some possible embodiments, the coding format of the data frame includes: a start bit, an identification bit, a control bit, a data segment, a high-efficiency CRC check, a confirmation bit and an end bit; the identification bit comprises a message ID and a remote frame request, and an arbitration mechanism is executed according to the message ID to determine the message priority; and the CRC check is provided with a CRC check code, and the initial data is checked through the CRC check code so as to ensure that the receiving end correctly receives the initial data.
The application adopts a high-efficiency self-defined data coding mode, and optimizes the data frame format, coding rule and analysis method aiming at specific application scenes. The specific coding format is: start position: for representing the start of a data frame; identifier (ID): the method is used for identifying the priority and destination nodes of the data frame, and 29 equipment nodes of which the highest can be realized by 2 are provided with special fields for representing information such as data types, source nodes and the like so as to control data transmission and analysis more accurately; control bit: the remote transmission request bit, the data length code and the like are included and are used for controlling the transmission and analysis of the data frame; data segment: the data transmission method comprises the steps of actually transmitted data, wherein the data length is variable, and 1bit to 64bit data content can be transmitted; high-efficiency CRC check: and an efficient checking algorithm is adopted for detecting whether the data frame has errors in the transmission process, so that the reliability of data transmission is improved. The specific implementation logic is as follows: the communication message contains a section of 15-bit CRC code, and once the CRC code calculated by the receiving end is different from the received CRC code, error information is fed back to the transmitting end and the receiving end is retransmitted. Confirmation bit: a receiving node for confirming a receiving state of the data frame; end bit: indicating the end of the data frame. The coding mode can reduce data redundancy and improve data transmission efficiency and reliability. Meanwhile, according to actual application requirements, the coding rules can be flexibly adjusted to adapt to communication requirements of different scenes.
In some possible embodiments, the arbitration mechanism is further configured with an ID filter, the received message ID is matched with the ID filter through the ID filter, and when the received message ID is matched with the ID filter, a data frame corresponding to the message ID is responded and forwarded to a corresponding main control board card; when the received message ID is not matched with the ID filter, the data frame corresponding to the message ID is not responded, and meanwhile, the data frame is not forwarded to the corresponding main control board.
Illustratively, the arbitration mechanism is specifically a non-destructive arbitration mechanism generated according to the ID information in the data frame, that is, the smaller the ID value is, the higher the message priority is. The specific implementation mode is as follows: multipath carrier sensing: all nodes on the network detect whether data transmission exists on the bus before transmitting the data, and if the data exists on the network, the nodes temporarily do not transmit the data and wait for the network to be idle; if there is no data on the network, the ready data is immediately sent. Conflict detection: when a node transmits data, the transmitted data is continuously detected, whether the data is in conflict with other node data transmission is determined, and if the data is in conflict, the message with high priority is ensured to be transmitted first. Arbitration principle: the bus state is always dominant to mask the invisible level, and therefore dominant ID priority is higher, as determined by the physical layer. When the transmitting node stops transmitting data, it automatically shifts to a receiving mode, waiting for other nodes to transmit data. If a node detects an error during transmission, such as a bus collision or other node transmission error, the node will also cease transmitting and automatically switch to receive mode. This mechanism can ensure that only one node is sending data on the transmission bus, thereby avoiding data collision. Configuring an ID filter: the received message ID matches the ID filter and such data frames can be responded to by the module and their data forwarded to the user acceptance interface. When the received message ID does not match the ID filter, the data frame is not only not responded to, but is also not forwarded to the user acceptance interface.
In some possible implementations, each timing of the data frame is broken down into a synchronization segment, a propagation segment, a first phase buffer segment, and a second phase buffer segment to ensure that the transmission rate of the data frame over the first bus is the same.
Illustratively, the present application employs hard synchronization sequential logic during data transmission to promote synchronicity. The specific implementation mode is as follows:
to achieve bit synchronization, see FIG. 2, each bit timing of a data frame is broken up into four segments as shown in FIG. 2 in the present mechanism. The length of the four segments is added up to be the length of one data bit. One complete bit consists of 8-25 Tq. Specifically, the synchronization section: during this time, synchronization of each node on the bus is completed, requiring a jump edge. Propagation section: this time period refers to the delay time of the transmission on the network, which is twice the sum of the signal propagation time on the bus, the input comparator delay and the output driver delay. A first phase buffer segment (i.e., phase buffer segment 1) and a second phase buffer segment (i.e., phase buffer segment 2): for compensating for the effects caused by phase errors of the transition edges. By resynchronizing, both time periods may be lengthened or shortened. Sampling points: this is the moment when the bus level is read and the bit value is understood, which is at the end of the phase buffer segment 1.
Note that, the timing rule of the hard synchronization is: when a start of frame signal (SOF, i.e., a recessive to dominant edge) appears on the bus, the controllers of the other nodes adjust their bit timing based on this falling edge on the bus, including the falling edge into the sync segment. Thereby dynamically adjusting the time interval of the data bits according to the actual network load and the number of nodes. The design can ensure that the transmission rate of data on the bus is consistent, thereby improving the efficiency and reliability of data transmission.
In some possible embodiments, referring to fig. 1, a second bus 900 is further connected to the third main control board 400, and the data frame on the first bus 800 is parsed and packaged by the third main control board 400 and sent to the second bus 900. The second bus 900 is further connected to a fourth main control board 600 and a fifth main control board 700, wherein: the second bus 900 sends the packed data frame to the fourth main control board 600 and the fifth main control board 700; the fourth main control board 600 and the fifth main control board 700 analyze the packed data frame, and transmit the data frame to the print heads 500 corresponding to the fourth main control board 600 and the fifth main control board 700 respectively to perform a printing operation.
In a specific implementation, as shown in fig. 1, the upper computer terminal 100 issues an instruction, and transmits data to the first main control board card 200 through JTAG. After receiving the instruction, the first main control board 200 converts the data signal of the TTL level into a differential signal, and broadcasts the data frame on the first bus 800 through the PHY physical layer chip. All of the host cards connected to the first bus 800 will receive data. The second and third main control boards 300 and 400 receive the data frame through the PHY physical layer chip. When the ID filter matches the transmitting node, the receiving end parses the data frame and transmits data to be printed to each print head 500 when the valid level rises, starting to perform a printing operation. The third main control board 400 simultaneously acts as a forwarding node, parses and repackages the data on the first bus 800, and then sends the data onto the second bus 900. The fourth main control board 600 and the fifth main control board 700 are used as receiving nodes to receive signals on the second bus 900 through the PHY physical layer chip. When the ID filter matches the transmitting node, the receiving end parses the data frame and transmits data to be printed to each print head 500 when the valid level rises, starting to perform a printing operation.
The flow of parsing the data frame is specifically: monitoring RX end signals, and jumping to trigger conditions of the next stage: the RX end generates a high level signal; by means of the one_bit_cont counter, the next 11-bit signal is cyclically read and the next stage is skipped with reg storage: one_bit_cont is full of 11 bits; analyzing the message ID, and checking whether the message ID and the local ID are matched. Jump to the next stage: ID matches, and rtr=0, enter control; since the message length is already set to 11 bits, the IDE field defaults to 0. The four-bit DLC at the back is analyzed, and the length of the data segment is stored. Jump to the next stage: DLC resolved (rtr=1, jump directly to CRC segment); and circularly analyzing the later data according to the DLC length, and storing the later data by using a register. Jump to the next stage: finishing data analysis; the CRC initial value is set to 0xFFFF, then an XOR operation is performed on each byte, and a CRC check value is calculated from the CRC-16 polynomial. Jump to the next stage: returning a CRC check value; entering this stage indicates that the data has been successfully received, at which point the ACK position is 1, indicating that the reception was successful, plus the message ID is sent to the original transmit window via TX. Skipping to the next stage; when the TX is transmitted; and after the last five bits are read, performing application layer operation on the parsed data.
Further, the synchronization system between printing device nodes provided by the application comprises bit sequential logic: responsible for parsing or generating frames; includes bit sequential logic: the relative control of the bit synchronization in the bus protocol is realized. The bit timing logic monitors the serial bus and processes bit timing associated with the bus. It synchronizes with the bit data stream on the bus (hard synchronization) when the message starts to send and the bus level jumps from the recessive value to the dominant value, and performs a resynchronisation (soft synchronization) every time a jump edge from the recessive value to the dominant value is encountered during the transmission of the message. The bit timing logic also provides a programmable time period to compensate for propagation delay time and phase drift. The bit stream processor is responsible for transceiving bits and has a falling edge alignment mechanism for resisting frequency offset. Is responsible for completing all relevant data operations in the program. The bit stream processor is in effect a sequencer for transmitting bit data and receiving bit data, which controls the data flow between the transmit buffer and the bus, and which also performs error detection, arbitration, bit stuffing and bus error handling functions.
In a specific implementation, through the synchronization system between printing equipment nodes provided by the application, in an actual test, data is sent from the first main control board card 200 to the first bus 800, a data frame is required to be acquired at the receiving end of the second main control board card 300 after 10ns, the data frame acquired from the receiving end of the third main control board card 400 is 11ns, and the data frames are sequentially delayed by 1ns. Further, the first main control board 200 is responsible for transmitting data on the first bus 800, and the second main control board 300 and the third main control board 400 are mounted on the first bus 800. The third main control board 400 is a forwarding node, and repacks the signals received from the first bus 800 and sends the repacked signals to the second bus 900 for data broadcasting. The fifth main control board 700 is mounted on the second bus 900 to receive data. Data is sent from the first main control board 200 to the first bus 800, and a data frame is acquired from the receiving end of the second main control board 300 after 10ns, and the data frame acquired from the receiving end of the third main control board 400 is 11ns. After forwarding the data from the third main control board 400, the fifth main control board 700 is mounted on the second bus 900 to receive the data with a delay of 10 ns. The data transmitted on the first bus 800 is analyzed by the forwarding node, and then the data is packaged internally and sent to the second bus 900, so that the effect of real-time forwarding is realized. This may allow at least 220 device nodes to receive data synchronously. Referring to fig. 3 and 4, when one data frame is broadcast on the first bus 800, all the device nodes mounted on the first bus 800 will receive the data frame sent by the sending node. By forwarding data frames sent by the nodes on the second bus 900, it can be seen that the device nodes mounted on the second bus 900 can receive data frames from the first bus 800 in real time.
In summary, the application adopts the high-speed bidirectional differential signal transmission technology and the optimized data coding mode, so that the high-speed synchronization between the equipment nodes can be realized, the operation efficiency of the whole system is improved, namely, the system has faster synchronization rate; and the information transmitted by the bus is richer and diversified through the custom data protocol and the extended data frame structure. In this way, the equipment node can execute more kinds of tasks according to the actual application requirements, such as actual monitoring, fault diagnosis, system debugging and the like, so that the flexibility and expandability of the system are improved, namely, richer synchronous information is obtained; meanwhile, due to a hard synchronization mechanism of the bit time sequence, all nodes can accurately and synchronously receive data, and the risks of data loss and errors are reduced, so that the synchronization stability and reliability of the whole system are improved, namely, the system has higher synchronization reliability; in addition, the design of the application ensures that each board card has the same shape, and the single shape is used for replacing various board card shapes, thereby reducing the cost of production, being convenient for maintenance and being convenient for forming standardized products. In addition, the distributed system design allows an equipment node to be arbitrarily designated as a main node, so that the fault tolerance and reliability of the system are improved, namely, the equipment nodes are unified; finally, special forwarding nodes are arranged, and the technical scheme of the application can support 220 equipment nodes to carry out high-speed synchronous communication at maximum. The system greatly increases the expansibility and flexibility, can meet the application requirements of different scenes of industrial-grade equipment, and can expand the number of nodes.
It should be noted that: like reference numerals and letters in the following figures denote like items, and thus once an item is defined in one figure, no further definition or explanation of it is required in the following figures, and furthermore, the terms "first," "second," "third," etc. are used merely to distinguish one description from another and are not to be construed as indicating or implying relative importance.
Finally, it should be noted that: the above examples are only specific embodiments of the present application, and are not intended to limit the scope of the present application, but it should be understood by those skilled in the art that the present application is not limited thereto, and that the present application is described in detail with reference to the foregoing examples: any person skilled in the art may modify or easily conceive of the technical solution described in the foregoing embodiments, or perform equivalent substitution of some of the technical features, while remaining within the technical scope of the present disclosure; such modifications, changes or substitutions do not depart from the spirit and scope of the corresponding technical solutions. Are intended to be encompassed within the scope of the present application. Therefore, the protection scope of the present application shall be subject to the protection scope of the claims.
Claims (8)
1. The utility model provides a synchronization system between printing equipment node, its characterized in that, the system includes host computer end, first main control board card, second main control board card, third main control board card and prints the shower nozzle, wherein:
the upper computer end sends a data transmission instruction and initial data, and transmits the initial data to the first main control board card;
the first main control board card converts the initial data into a data frame, and broadcasts the data frame on a first bus so as to send the data frame to the second main control board card and the third main control board card;
the second main control board card and the third main control board card analyze the data frame, and transmit the analyzed data frame to printing nozzles respectively corresponding to the second main control board card and the third main control board card so as to execute printing operation.
2. A synchronization system between nodes of a printing device according to claim 1, characterized in that the initial data is converted into data frames by means of a high-speed bi-directional differential signaling technique.
3. The synchronization system between nodes of a printing device according to claim 1, wherein the encoding format of the data frame comprises: a start bit, an identification bit, a control bit, a data segment, a high-efficiency CRC check, a confirmation bit and an end bit;
the identification bit comprises a message ID and a remote frame request, and an arbitration mechanism is executed according to the message ID to determine the message priority;
and the CRC check is provided with a CRC check code, and the initial data is checked through the CRC check code so as to ensure that the receiving end correctly receives the initial data.
4. A synchronization system between nodes of a printing device according to claim 3, wherein an ID filter is further arranged in the arbitration mechanism, through which the received message ID is matched to the ID filter,
when the received message ID is matched with the ID filter, responding to a data frame corresponding to the message ID and forwarding the data frame to a corresponding main control board card;
when the received message ID is not matched with the ID filter, the data frame corresponding to the message ID is not responded, and meanwhile, the data frame is not forwarded to the corresponding main control board.
5. A synchronization system between nodes of a printing device according to claim 1, wherein each timing of the data frames is broken down into a synchronization segment, a propagation segment, a first phase buffer segment, and a second phase buffer segment to ensure that the transmission rate of the data frames over the first bus is the same.
6. The synchronization system between nodes of a printing device according to claim 1, wherein a second bus is further connected to the third main control board card, and the data frame on the first bus is parsed and packaged by the third main control board card and sent to the second bus.
7. The synchronization system between nodes of a printing device according to claim 6, wherein the second bus is further connected to a fourth main control board card and a fifth main control board card, wherein:
the second bus sends the packed data frame to the fourth main control board card and the fifth main control board card;
and the fourth main control board card and the fifth main control board card analyze the packed data frame and transmit the data frame to printing nozzles respectively corresponding to the fourth main control board card and the fifth main control board card so as to execute printing operation.
8. The synchronization system between nodes of a printing device according to claim 7, wherein the second main control board card, the third main control board card, the fourth main control board card and the fifth main control board card respectively correspond to at least one printing nozzle.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310536025.2A CN116578250A (en) | 2023-05-12 | 2023-05-12 | Synchronization system among printing equipment nodes |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310536025.2A CN116578250A (en) | 2023-05-12 | 2023-05-12 | Synchronization system among printing equipment nodes |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116578250A true CN116578250A (en) | 2023-08-11 |
Family
ID=87544786
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310536025.2A Pending CN116578250A (en) | 2023-05-12 | 2023-05-12 | Synchronization system among printing equipment nodes |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116578250A (en) |
-
2023
- 2023-05-12 CN CN202310536025.2A patent/CN116578250A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106776436B (en) | A kind of communication means of the high-speed serial bus suitable for multiple spot interconnection | |
| KR100823385B1 (en) | Information transportation scheme from high functionality probe to logic analyzer | |
| CN103888293B (en) | Data channel scheduling method of multichannel FC network data simulation system | |
| US7650450B2 (en) | Serial bus system | |
| CN104317765B (en) | A kind of one-to-many communication system and implementation method based on serial communication | |
| CN102868584B (en) | Synchronization time-division multiplexing bus communication method adopting serial communication interface | |
| US9432488B2 (en) | High speed embedded protocol for distributed control systems | |
| US20030043771A1 (en) | Connection establishment method, communication method, state change transmission method, state changing method wireless apparatus, wireless device, and computer | |
| US8737426B1 (en) | High speed embedded protocol for distributed control system | |
| EP0064347A1 (en) | Local network interface for use in multi-station word processing system and a data communications network | |
| CN108259127B (en) | PCIE dual-redundancy ten-gigabit network IP core | |
| CN101399654A (en) | Serial communication method and apparatus | |
| CN104850526A (en) | Method for time synchronization in dynamically reconfigurable high-speed serial bus | |
| CN111030909B (en) | Method for time synchronization among CAN bus multi-master device communication | |
| CN110858811B (en) | Method for measuring time delay and network equipment | |
| CN105024900A (en) | Multi-machine synchronous communication system and method | |
| CN103369662A (en) | Adapter, baseband processing unit and base station system | |
| CN111800226A (en) | Sideband management circuit and method based on hardware arbitration | |
| US7843966B2 (en) | Communication system for flexible use in different application scenarios in automation technology | |
| CN104767633B (en) | A kind of Industrial Ethernet system | |
| CN116578250A (en) | Synchronization system among printing equipment nodes | |
| CN101039323B (en) | Multi-rate multi-protocol bit stream processor | |
| US20230344673A1 (en) | Asynchronous data networking over a network bus | |
| CN110830137B (en) | Multi-node time synchronization control system based on SRIO and synchronization control method thereof | |
| CN105391666A (en) | Multi-service bus transmission system and transmission method based on FSK modem |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| CB02 | Change of applicant information |
Country or region after: China Address after: Room 1301, 13th Floor, Xiqiao Innovation Building (formerly Xiqiao Textile Technology Building), No. 3 Qiyuan East Road, Xiqiao Town, Nanhai District, Foshan City, Guangdong Province, 528000 (Residence Application) Applicant after: High Volume Digital Intelligence Advanced Technology Research (Foshan) Co.,Ltd. Address before: Room 02, Unit 807, Block B, Huaxia Ceramic Central Plaza Office Building, No. 23 Taobo Avenue, Nanzhuang Town, Chancheng District, Foshan City, Guangdong Province, 528000 (Residence Application) Applicant before: High Volume Digital Intelligence Advanced Technology Research (Foshan) Co.,Ltd. Country or region before: China |
|
| CB02 | Change of applicant information | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |