CN1165001C - Reset device and method for active program in intelligent computer system - Google Patents
Reset device and method for active program in intelligent computer system Download PDFInfo
- Publication number
- CN1165001C CN1165001C CNB011101792A CN01110179A CN1165001C CN 1165001 C CN1165001 C CN 1165001C CN B011101792 A CNB011101792 A CN B011101792A CN 01110179 A CN01110179 A CN 01110179A CN 1165001 C CN1165001 C CN 1165001C
- Authority
- CN
- China
- Prior art keywords
- active program
- computer system
- computing machine
- program
- internal memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Stored Programmes (AREA)
Abstract
The present invention relates to an intelligent computer system activating program recovery device, which comprises a first memory provided with a first computer activating program, a read only storage provided with a second computer activating program and a computer system activating program selecting circuit coupled to the first memory and the read only storage, wherein the first memory permits the first computer activating program to be modified. A calculated value obtained from calculation in the first computer activating program is compared with a default value so as to cause the first memory to select the first computer activating program to be a system activating program when the calculated value and the default value are identical. When the calculated value and the default value are different, the second computer activating program in the read only storage is selected to be the system activating program.
Description
Technical field
The invention relates to a kind of storage device of computing machine active program, be particularly to a kind of recovery device and method of computing machine active program.
Background technology
The computing machine active program, behave most know as Basic Input or Output System (BIOS) (BIOS) program, in the computer booting process, provide necessary and indispensable function.Altered or deleted for fear of this program, all it is deposited in the ROM (read-only memory) usually.Recently, manufacturer has begun BIOS is stored in the flash memory, and it is a kind of non-voltile memory, allows that software sees through the mode of assigning instruction and rewrites and do not need internal memory is pulled down from motherboard.Because bios program is stored in the flash memory, manufacturers just can be placed on its refresh routine and allow the user download on the world-wide web and allow that the user directly upgrades BIOS or revises bug (bug).To come economically many than must change whole ROM (read-only memory) in the past in the bios program mistake or when expired for this mode.
Though BIOS existed in the flash memory can provide this convenience, might cause some unexpected results to take place and cause working as machine, as in the bios program renewal process, making a mistake.The infection of computer virus also might take place.These all can cause the computer system running of can't starting shooting.Though also bios program can be stored in the floppy disk, this mode also possibly can't be dealt with problems immediately, because the user may not have this floppy disk on hand or do not know how to operate.In addition, a skilled computer virus deviser can be hidden in virus in the system file, and just destroys BIOS after each start, cause system to start shooting once more, even if the user has changed flash memory, before virus was not removed, BIOS still can be destroyed after each start.
Summary of the invention
In order to overcome the deficiencies in the prior art part, the object of the present invention is to provide a kind of active program in intelligent computer system recovery device and method, when the computing machine active program just often, by the first computing machine active program is system's active program, when the computing machine active program is destroyed, be system's active program by the second computing machine active program.
Purpose of the present invention can reach by following measure:
A kind of active program in intelligent computer system recovery device comprises:
One first internal memory has one first computing machine active program, and this first internal memory allows that this first computing machine active program is modified;
One ROM (read-only memory) has one second computing machine active program; And
One circuit, be coupled to this first internal memory and this ROM (read-only memory), this circuit calculates a calculated value and this calculated value and a default value is compared from this first computing machine active program, so that this is when existing in first this calculated value identical with this default value, the access path of this first computer program is provided, and at this calculated value and this default value not simultaneously, make this ROM (read-only memory) that the access path of this second computing machine active program is provided.
The invention still further relates to a kind of active program in intelligent computer system recovery device, comprising:
First storage device stores one first computing machine active program, and allows that this first computing machine active program that is stored is modified;
Second storage device stores one second computing machine active program; And
Circuit arrangement, be coupled to this first storage device and this second storage device, calculating a calculated value from this first computing machine active program also compares this calculated value and a default value, so that this first storage device is when this calculated value is identical with this default value, the access path of this first computing machine active program is provided, and at this calculated value and this default value not simultaneously, make this second storage device that the access path of this second computing machine active program is provided
The invention still further relates to another active program in intelligent computer system recovery device, comprising:
One first internal memory stores one first computer system active program, and allows that this first computer system active program that is stored is modified;
One second internal memory stores one second computer system active program; And
One circuit, be coupled to this first internal memory, this circuit comprises an internal memory that embeds, this internal memory has had one second computer system active program, the computing from this first computer system active program of this circuit obtains one first output valve and this first output valve and a default value is compared, so that this first memory provides the access path of this first computer system active program when this first output valve is identical with this default value, and at this first output valve and this default value not simultaneously, make this second internal memory that the access path of this second computer system active program is provided.
The present invention also relates to the method that a kind of active program in intelligent computer system recovers, comprising:
Define a preset reference value;
Calculate a calculated value from first a computing machine active program that is stored in one first internal memory;
This calculated value and this preset reference value are compared;
When equaling the preset reference value, this calculated value activates this first internal memory so that the access path of storage this first computing machine active program wherein to be provided;
When this calculated value difference and this preset reference value, activate one and have second internal memory of one second computing machine active program so that the access path that is stored in this second computing machine active program wherein to be provided; And
Activation signal is to a master control system again to provide one, and this master control system is coupled to this first internal memory and this second internal memory, and receive this first computing machine active program and this second computing machine active program one of them.
Therefore, in other words, the present invention is a kind of intelligent type computer active program recovery device, can avoid the problem in the above-mentioned existing skill.This intelligent type computer active program recovery device comprises first internal memory with first computing machine active program, particularly allow and revise the first computing machine active program that is positioned at first internal memory, moreover, this device comprises the ROM (read-only memory) with second computing machine active program in addition, and the circuit that is coupled to first internal memory and ROM (read-only memory), this circuit calculates a calculated value and it and default value is compared from the first computing machine active program, when calculated value is identical with default value, the access path of the first computing machine active program is provided by first internal memory, and when calculated value and default value not simultaneously, make ROM (read-only memory) that the access path of the second computing machine active program is provided.Simultaneously, this ROM (read-only memory) is notified the user in calculated value and the default value message that can not give a warning simultaneously.In addition, above-mentioned circuit comprises a multitask selector switch, this multitask selector switch be coupled to first internal memory and ROM (read-only memory) with activate both one of.In addition, this circuit more comprises the logical circuit that is coupled to the multitask selector switch, can calculate this calculated value and compares with default value, also provides one to export the multitask selector switch to.
Intelligent type computer active program recovery device of the present invention comprises that more one is coupled to the master control set of first internal memory, ROM (read-only memory) and circuit, when calculated value equals default value, receive this first computing machine active program, then do not receiving this second computing machine active program simultaneously.In addition, foregoing circuit comprise one with door (AND) gate producing master control system activation signal again, this AND gate has and receives system activation signal again on two input ends and the input end therein.
Moreover the present invention also provides another kind of intelligent type computer active program recovery device, comprises first storage device, second storage device and active program selection circuit arrangement.First storage device is to store the first computing machine active program allow modification, and second storage device is in order to storing one second computing machine active program, and active program to select circuit arrangement be to be coupled to first storage device and second storage device.Active program is selected circuit arrangement to calculate a calculated value from the first computing machine active program and this calculated value and default value is made comparisons, so that this first storage device provides the access path of this first computing machine active program when calculated value is identical with default value, and at calculated value and default value not simultaneously, make second storage device that the access path of this second computing machine active program is provided.
The present invention has first internal memory and a ROM (read-only memory) and a circuit, above-mentioned internal memory has the first computing machine active program and the second computing machine active program respectively, when first system's active program is destroyed, can utilize the performed logical operation of foregoing circuit to detect it, and adopt the second computing machine active program activating computer system of ROM (read-only memory), make computer system can not destroyed and cause and can't activate because of the first computing machine active program.
The foregoing circuit device one of comprise in selecting activation first device and second device person the multitask selector installation, be coupled to the multitask selector installation, in order to the logical unit that calculates calculated value and compare with default value and be coupled to logical unit to produce again the gate device of activation signal.
In addition, above-mentioned device more comprises master control set, this master control set is coupled to the gate device to receive activation signal again, when equaling default value, calculated value is coupled to this first storage device to receive this first computing machine active program, and at calculated value and default value not simultaneously, be coupled to this second storage device to receive the second computing machine active program.
Another feature of the present invention is a kind of intelligent type computer active program recovery device, comprises first internal memory, second internal memory and a circuit.First internal memory is in order to storing the first computing machine active program, and allows that the first computing machine active program that is stored is modified.Second internal memory is in order to store the second computing machine active program.And the circuit that is coupled to this first internal memory is to comprise an internal memory that embeds, and this internal memory has had one second computing machine active program.When this circuit calculates a calculated value from the first computing machine active program, and relatively this calculated value and default value, the access path of the first computing machine active program is provided when calculated value is identical with default value, and at calculated value and default value not simultaneously, make second internal memory that the access path of the second computing machine active program is provided.
The present invention's another feature again is a kind of method of recovering the computing machine active program, its step is to define a preset reference value earlier, then calculating calculated value from the first computing machine active program that is stored in first internal memory also compares this calculated value and this preset reference value, when calculated value equals the preset reference value, activate first internal memory so that the access path of the storage first computing machine active program wherein to be provided, otherwise, when calculated value is different from the preset reference value, activation has second internal memory of the second computing machine active program so that the access path that is stored in the second computing machine active program wherein to be provided, and provide one again activation signal to master control system, this master control system is coupled to first internal memory and second internal memory, and receive the first computing machine active program and the second computing machine active program one of them.Wherein, the preset reference value is to utilize the first computing machine active program program code sum to produce, and also or according to other mathematical logic operation result of the first computing machine active program program code produces.
Description of drawings
The present invention is described in further detail below in conjunction with drawings and Examples:
Fig. 1 is the device calcspar according to one embodiment of the invention.
Fig. 2 is the method flow diagram according to one embodiment of the invention.
The figure number explanation
Flash memory ~ 12; ROM (read-only memory) ~ 14; Select circuit ~ 16; Multitask selector switch ~ 18; Logical circuit ~ 20; AND gate ~ 22; Data bus ~ 24; Address bus ~ 26.
Embodiment
Fig. 1 is a calcspar according to the device 10 of one embodiment of the invention institute construction.Device 10 comprises that a flash memory 12, a ROM 14 and select circuit 16.Select circuit 16 to be coupled to flash memory 12 and ROM 14 and to receive system activation signal again, this signal offers when opening for the first time in system selects circuit 16.Device 10 is coupling one master control systems 40.Master control system 40 is coupled to flash memory 12 and ROM 14 through address bus 26 and data bus 24.Master control system 40 also provide one write enable signal to flash memory 12 and output enable signal to selecting circuit 16, and select circuit 16 to receive master control system activation signal again certainly.
Flash memory 12 contains a computing machine active program, or bios program, opens in order to will install 10 master control systems that connect 40.Because bios program is to be stored in the flash memory, rewriting can be edited, revises or be deleted to this program.Before program in flash memory 12 was changed, ROM 14 had the bios program identical with it.ROM 14 can be mask ROM (Mask ROM), one-time programming ROM (read-only memory) (OTP) ROM, EPROM (Erasable Programmable Read Only Memory) (EPROM), EEPROM (Electrically Erasable Programmable Read Only Memo) (EEPROM) or flash memory.In order to make the bios program backup that is stored among the ROM 14 can't still can activate computing machine during normal operation in the program of flash memory, ROM14 can not change or delete rewriting.So, if used an EEPROM or flash memory enable signal WE#WE# to isolate, so that ROM 14 becomes ROM (read-only memory) with ROM 14.
Select circuit 16 to be coupled to flash memory 12 and ROM 14.Select circuit 16 constant bios program from flash memory 12 to calculate a calculated value, and with a default reference value comparison to judge whether bios program can normally activate master control system 40.This reference value can be bios program code and.In this case, select circuit 16 that calculating is stored in the program code of the bios program in the flash memory 12 and and compare with reference value.This function can be called to be checked and (checksum).In addition, this reference value can be address or the place in order to discern this goods producer.Select circuit 16 will determine the identification proof of manufacturer according to this whether in the reference address value.Selecting circuit 16 is to carry out access through the bios program in 24 pairs of flash memories 12 of data bus.
After the reference value of relatively crossing this calculated value and presetting, if calculated value equals reference value, just bios program can operate normally.Select circuit 16 just to provide an output enable signal OE# to make it provide bios program to flash memory 12 to carry out the activation of master control system 40.If but calculated value and reference value are not simultaneously, bios program can't normally act on, and also can't activate master control system 40.In this case, select circuit 16 that output enable signal OE# to ROM 14 is provided, make it provide the bios program backup to activate.ROM 14 also contains and can pass through output unit (as loudspeaker or display) and provide the program of sound or literal warning wrong to inform the bios program of depositing in user's flash memory 12.Because ROM 14, master control system 40 still can normally activate, and the user also is apprised of essential correction of bios program in the flash memory simultaneously.After flash memory 12 or ROM 14 are selected, select circuit 16 provide a master control system again activation signal to master control system 40 with the beginning boot program.
Selecting circuit 16 can be a microprocessor or any Application Specific Integrated Circuit, in order to carry out above-mentioned function.In the another embodiment of the present invention, select circuit 16 to comprise a multitask selector circuit 18, a control logic circuit 20 and an AND gate 22.Multitask selector circuit 18 has the output terminal that is coupled to flash memory 12 and ROM 14, and receives the input signal from logical circuit 20 and master control system 40.Multitask selector circuit 18 provides output enable signal OE# to make master control system 40 carry out access to bios program to activate flash memory 12 or ROM 14 according to the OE2# signal from logical circuit 20.
Logical circuit 20 provides the OE2# signal to multitask selector circuit 18 and provide and output signal to AND gate 22.The OE2# signal that logical circuit 20 provides one first numerical value task choosing device circuit 18 at the most calculates a calculated value with the bios program from be stored in flash memory 12.If this calculated value equals this default value, just logical circuit 20 selects to use the BIOS of flash memory to activate.Master control system 40 just provides OE1# signal task choosing device circuit 18 and produce output enable signal OE# to flash memory 12, so that flash memory is carried out access at the most.If but calculated value and default value are not simultaneously, logical circuit 20 provides the OE2# signal of a second value and selects to activate with the BIOS of ROM 14.Master control system 40 just provides OE1# signal task choosing device 18 and produce output enable signal OE# at the most, so that ROM 14 is carried out access.
Logical circuit 20 also provide a signal to two output terminals of AND gate 22 one of them.Another output terminal is receiving system activation signal again then, and this signal is to offer AND gate 22 when opening for the first time in system.After the selection of bios program was finished, logical circuit 20 provided a signal to cause AND gate 22 master control system activation signal again to be delivered to master control system 40 and the initiating process of beginning master control system to AND gate 22 simultaneously with system's activation signal again.
Master control system 40 provides one first output enable signal OE1# to selecting circuit 16, especially delivers to multitask selector circuit 18.After multitask selector circuit 18 had been selected flash memory 12 or ROM 14, master control system 40 provided one first output enable signal OE1# task choosing device circuit 18 and provide OE# signal to selecteed internal memory at the most.When flash memory 12 was activated, master control system 40 received the bios program that is stored in wherein.If ROM 14 is activated, 40 receptions of master control system give a warning from the standby bios program among the ROM 14 and by other device, and are wrong to show the bios program in the flash memory.
Master control system 40 can also provide one to write enable signal WE# and can revise or rewrite with the content of allowing internal memory to flash memory 12.But master control system 40 does not provide any enable signal that writes to ROM 14.Master control system 40 can be a microprocessor.
In another embodiment of the present invention, selecting circuit 16 can be one to have the microcontroller circuit that embeds internal memory.In such an embodiment, the backup of bios program is to be stored in this embedding internal memory, has removed the ROM (read-only memory) of a separate type from.But this embedding internal memory must be a ROM (read-only memory).Microcontroller circuit can comprise above-mentioned same assembly and carry out same function.
Fig. 2 is an operational flowchart of the present invention.This system activates in step 28 again.In step 30, the bios program of device 10 from flash memory 12 calculates a calculated value.In step 32, relatively this calculated value and a default reference value, this step also can be described as checksum.If two values equate that when step 34, the BIOS of selected flash memory 12 activates.When step 36, master control system activation signal is again delivered to master control system 40 then.If two values are different, just activate at the BIOS of the selected ROM 14 of step 38.In step 36 master control system activation signal is again delivered to master control system 40 then.
The present invention opens the computer module that initiating is done applicable to any needs, has comprised motherboard, display card and modulator-demodular unit.Though the present invention discloses as above with a preferred embodiment, it is not in order to restriction the present invention.In addition, those skilled in the art also can make a spot of retouching and modification not breaking away under spirit of the present invention and the scope.
Claims (21)
1. active program in intelligent computer system recovery device comprises:
One first internal memory has one first computing machine active program, and this first internal memory allows that this first computing machine active program is modified;
One ROM (read-only memory) has one second computing machine active program; And
One circuit, be coupled to this first internal memory and this ROM (read-only memory), this circuit calculates a calculated value and this calculated value and a default value is compared from this first computing machine active program, so that this is when existing in first this calculated value identical with this default value, the access path of this first computer program is provided, and at this calculated value and this default value not simultaneously, make this ROM (read-only memory) that the access path of this second computing machine active program is provided.
2. active program in intelligent computer system recovery device as claimed in claim 1, wherein this ROM (read-only memory) can not give a warning simultaneously at this calculated value and this default value.
3. active program in intelligent computer system recovery device as claimed in claim 1, wherein this default value is this first computing machine active program program code sum.
4. active program in intelligent computer system recovery device as claimed in claim 1, wherein this default value is an identification goods producer a address value.
5. active program in intelligent computer system recovery device as claimed in claim 1, wherein this circuit comprises a multitask selector switch, is coupled to this first internal memory and this ROM (read-only memory), to activate one of this first internal memory and this ROM (read-only memory).
6. active program in intelligent computer system recovery device as claimed in claim 5, wherein this circuit comprises a logical circuit, be coupled to this multitask selector switch, this logical circuit calculates output valve and provides one to export this multitask selector switch to this default value comparison.
7. active program in intelligent computer system recovery device as claimed in claim 1, wherein more comprise a master control set, be coupled to this first internal memory, this ROM (read-only memory) and this circuit, this master control set receives this first computing machine active program when this calculated value equals this default value, then do not receiving this second computing machine active program simultaneously.
8. active program in intelligent computer system recovery device as claimed in claim 7, wherein this master control set comprises a microprocessor.
9. active program in intelligent computer system recovery device as claimed in claim 7, wherein this circuit after activating one of this first internal memory and this ROM (read-only memory), provide one again activation signal to this master control set.
10. active program in intelligent computer system recovery device as claimed in claim 9, wherein this circuit comprise one with the door gate producing this activation signal again, should have with the door gate and received system activation signal again on two input ends and the input end therein.
11. active program in intelligent computer system recovery device as claimed in claim 10, wherein this circuit comprises a logical circuit that calculates this calculated value and compare with this default value, and this and another input end of door gate are delivered in the output of this logical circuit.
12. an active program in intelligent computer system recovery device comprises:
First storage device stores one first computing machine active program, and allows that this first computing machine active program that is stored is modified;
Second storage device stores one second computing machine active program; And
Circuit arrangement, be coupled to this first storage device and this second storage device, calculating a calculated value from this first computing machine active program also compares this calculated value and a default value, so that this first storage device is when this calculated value is identical with this default value, the access path of this first computing machine active program is provided, and at this calculated value and this default value not simultaneously, make this second storage device that the access path of this second computing machine active program is provided.
13. active program in intelligent computer system recovery device as claimed in claim 12, wherein this second storage device does not give a warning simultaneously at this calculated value and this default value.
14. active program in intelligent computer system recovery device as claimed in claim 12, wherein this circuit arrangement comprises:
The multitask selector switch one of activates in this first storage device and second storage device;
Logical unit is coupled to multiplier, calculates this calculated value and compares with this default value; And
The gate device is coupled to this logical unit, and generation one is activation signal again.
15. active program in intelligent computer system recovery device as claimed in claim 14, wherein more comprise a master control set, be coupled to this gate device to receive this activation signal again, when equaling this default value, this calculated value is coupled to this first storage device to receive this first computing machine active program, and at this calculated value and this default value not simultaneously, then be coupled to this second storage device to receive this second computing machine active program.
16. an active program in intelligent computer system recovery device comprises:
One first internal memory stores one first computer system active program, and allows that this first computer system active program that is stored is modified;
One second internal memory stores one second computer system active program; And
One circuit, be coupled to this first internal memory, this circuit comprises an internal memory that embeds, this internal memory has had one second computer system active program, the computing from this first computer system active program of this circuit obtains one first output valve and this first output valve and a default value is compared, so that this provides the access path of this first computer system active program when existing in first this first output valve identical with this default value, and at this first output valve and this default value not simultaneously, make this second internal memory that the access path of this second computer system active program is provided.
17. active program in intelligent computer system recovery device as claimed in claim 16 wherein exists this first output valve and default value can not give a warning simultaneously in this embedding.
18. active program in intelligent computer system recovery device as claimed in claim 17, wherein this circuit comprises:
One multitask selector switch one of activates in this first internal memory and this embedding internal memory;
One logical circuit is coupled to this multitask selector switch to calculate this first output valve and to compare with this default value; And
One gate is coupled to this logical circuit to produce an activation signal again.
19. the method that active program in intelligent computer system recovers is recovered to comprise:
Define a preset reference value;
Calculate a calculated value from first a computing machine active program that is stored in one first internal memory;
This calculated value and this preset reference value are compared;
When equaling the preset reference value, this calculated value activates this first internal memory so that the access path of storage this first computing machine active program wherein to be provided;
When this calculated value difference and this preset reference value, activate one and have second internal memory of one second computing machine active program so that the access path that is stored in this second computing machine active program wherein to be provided; And
Activation signal is to a master control system again to provide one, and this master control system is coupled to this first internal memory and this second internal memory, and receive this first computing machine active program and this second computing machine active program one of them.
20. the method that active program in intelligent computer system as claimed in claim 19 recovers, wherein this preset reference value is this first computing machine active program program code sum.
21. the method that active program in intelligent computer system as claimed in claim 19 recovers, wherein this preset reference value is an identification goods producer a address value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB011101792A CN1165001C (en) | 2001-03-28 | 2001-03-28 | Reset device and method for active program in intelligent computer system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB011101792A CN1165001C (en) | 2001-03-28 | 2001-03-28 | Reset device and method for active program in intelligent computer system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1376983A CN1376983A (en) | 2002-10-30 |
| CN1165001C true CN1165001C (en) | 2004-09-01 |
Family
ID=4658393
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB011101792A Expired - Fee Related CN1165001C (en) | 2001-03-28 | 2001-03-28 | Reset device and method for active program in intelligent computer system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1165001C (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100455031C (en) * | 2004-02-09 | 2009-01-21 | 深圳创维－Rgb电子有限公司 | Apparatus and method for carrying out random treatment to memory data |
| CN102141894B (en) * | 2011-05-12 | 2013-03-20 | 北京瑞信在线系统技术有限公司 | User interface displaying method and device |
-
2001
- 2001-03-28 CN CNB011101792A patent/CN1165001C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1376983A (en) | 2002-10-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3364356B2 (en) | Memory rewriting device | |
| EP0723226B1 (en) | Powerfail durable flash EEPROM upgrade apparatus and method | |
| US6615404B1 (en) | Method and apparatus for downloading software into an embedded-system | |
| KR100343377B1 (en) | Data writing to non-volatile memory | |
| US20030163664A1 (en) | Method and apparatus for updating a distributed program | |
| US20020091919A1 (en) | Method, system, and program for selecting one of multiple code images to execute following a reboot operation | |
| US20040225873A1 (en) | Method and system for recovering program code in a computer system | |
| CN1277214C (en) | Embedded system upgrading method | |
| US6539474B2 (en) | System and method for selectively executing different boot routines depending on whether an error is detected | |
| CN100426220C (en) | Device for realizing software down loading using single-chip processor in communication system and its method | |
| US6571347B1 (en) | Apparatus and method for intelligent computer initiation program recovery | |
| US7188278B1 (en) | Method, system, and apparatus for utilizing compressed program code in the boot block portion of a computer BIOS | |
| CN112596808A (en) | Parameter storage mechanism of embedded system | |
| WO2006003564A1 (en) | Safe flashing | |
| US20020095619A1 (en) | Fault tolerant/redundant boot ROM reprogramming | |
| US10977050B2 (en) | Method for managing system boot code memory, memory device and electronic system using the same | |
| CN1165001C (en) | Reset device and method for active program in intelligent computer system | |
| US20030084232A1 (en) | Device and method capable of changing codes of micro-controller | |
| WO2004036441B1 (en) | Deferred tuple space programming of expansion modules | |
| US6766425B2 (en) | Calibration method implementing segmented flash memory and RAM overlay | |
| JP2971267B2 (en) | Personal computer using flash memory as BIOS-ROM | |
| CN1115630C (en) | Micro computer | |
| US6704865B1 (en) | Microprocessor conditional deterministic reset vector method | |
| CN113032008B (en) | Electronic processing device and memory control method | |
| JP3603333B2 (en) | Data processing device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040901 Termination date: 20200328 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |