CN116487382B - LDMOS (laterally diffused metal oxide semiconductor) process TVS (transient voltage suppressor) device and manufacturing method thereof - Google Patents
LDMOS (laterally diffused metal oxide semiconductor) process TVS (transient voltage suppressor) device and manufacturing method thereof Download PDFInfo
- Publication number
- CN116487382B CN116487382B CN202310580616.XA CN202310580616A CN116487382B CN 116487382 B CN116487382 B CN 116487382B CN 202310580616 A CN202310580616 A CN 202310580616A CN 116487382 B CN116487382 B CN 116487382B
- Authority
- CN
- China
- Prior art keywords
- region
- substrate
- tvs
- conductivity type
- tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 98
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 14
- 239000004065 semiconductor Substances 0.000 title claims abstract description 9
- 229910044991 metal oxide Inorganic materials 0.000 title claims abstract description 7
- 150000004706 metal oxides Chemical class 0.000 title claims abstract description 7
- 230000001052 transient effect Effects 0.000 title description 4
- 239000000758 substrate Substances 0.000 claims abstract description 70
- 229910052751 metal Inorganic materials 0.000 claims abstract description 25
- 239000002184 metal Substances 0.000 claims abstract description 25
- 230000001105 regulatory effect Effects 0.000 claims abstract description 6
- 150000002739 metals Chemical class 0.000 claims abstract description 4
- 238000002347 injection Methods 0.000 claims description 78
- 239000007924 injection Substances 0.000 claims description 78
- 238000005530 etching Methods 0.000 claims description 34
- 210000000746 body region Anatomy 0.000 claims description 31
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 22
- 229920005591 polysilicon Polymers 0.000 claims description 22
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 20
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 20
- 239000010409 thin film Substances 0.000 claims description 18
- 230000001413 cellular effect Effects 0.000 claims description 16
- 238000001259 photo etching Methods 0.000 claims description 16
- 238000000151 deposition Methods 0.000 claims description 9
- 238000002513 implantation Methods 0.000 claims description 9
- 230000003647 oxidation Effects 0.000 claims description 8
- 238000007254 oxidation reaction Methods 0.000 claims description 8
- 239000007943 implant Substances 0.000 claims description 7
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 6
- 239000001301 oxygen Substances 0.000 claims description 6
- 229910052760 oxygen Inorganic materials 0.000 claims description 6
- 238000009792 diffusion process Methods 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8248—Combination of bipolar and field-effect technology
- H01L21/8249—Bipolar and MOS technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
The invention provides an LDMOS process TVS device and a manufacturing method thereof, wherein the TVS device comprises: the substrate comprises a substrate body, a first substrate layer and a second substrate layer, wherein the substrate body comprises a cell area, a trigger area and a terminal area; a Metal Oxide Semiconductor (MOS) tube is formed in the cell region, a total voltage Threshold (TVS) tube is formed in the trigger region, the TVS tube is a plurality of diodes connected in series, and the trigger voltage of the TVS tube is regulated by regulating the working quantity of the diodes; the substrate main body is provided with a grid resistor, a grid structure and interconnection metal; the grid structure is connected with the grid of the MOS tube; the interconnection metal enables the cathode of the TVS tube to be connected with the grid electrode of the MOS tube through the grid electrode structure; enabling the grid resistor to be connected in parallel between the cathode of the TVS tube and the source electrode of the MOS tube; connecting the drain electrode of the MOS with the anode of the TVS; the MOS tube is manufactured through an LDMOS process, and interconnection metals are all arranged on the same side of the substrate main body.
Description
Technical Field
The invention relates to the technical field of semiconductors, in particular to an LDMOS (laterally diffused metal oxide semiconductor) process TVS (transient voltage suppressor) device and a manufacturing method thereof.
Background
Transient Voltage Suppressors (TVSs) are widely applied to the field of ESD protection, traditional TVS devices generally adopt diode structures, and have the defects of high clamping voltage and large clamping coefficient, and are difficult to effectively protect circuits.
In the prior art, the TVS device with the SCR structure can effectively reduce the clamping coefficient, but the TVS device with the structure has the problems of high trigger voltage, easy trigger latch-up, difficult optimization of an ESD window and the like.
Therefore, how to reduce the clamping coefficient without affecting other performance of the device is a problem that needs to be solved at present.
Disclosure of Invention
The invention aims to provide an LDMOS (laterally diffused metal oxide semiconductor) process TVS device and a manufacturing method thereof, which can reduce the clamping coefficient of the device and improve the electrostatic protection and current discharge capacity of the device.
In order to achieve the above object, the present invention provides an LDMOS process TVS device, including:
The substrate comprises a substrate body, a first substrate layer and a second substrate layer, wherein the substrate body comprises a cell area, a trigger area and a terminal area; a Metal Oxide Semiconductor (MOS) tube is formed in the cell region, a total voltage Threshold (TVS) tube is formed in the trigger region, the TVS tube is a plurality of diodes connected in series, and the trigger voltage of the TVS tube is regulated by regulating the working quantity of the diodes;
the substrate main body is provided with a grid resistor, a grid structure and interconnection metal;
the grid structure is connected with the grid of the MOS tube; the interconnection metal enables the cathode of the TVS tube to be connected with the grid electrode of the MOS tube through the grid electrode structure; enabling the grid resistor to be connected in parallel between the cathode of the TVS tube and the source electrode of the MOS tube; connecting the drain electrode of the MOS with the anode of the TVS;
The MOS tube is manufactured through an LDMOS process, and the interconnection metals are all arranged on the same side of the substrate main body.
In an alternative, the terminal area surrounds the periphery of the cellular area; the terminal area comprises a partial pressure inner ring and a partial pressure outer ring, and the trigger area is arranged between the partial pressure inner ring and the partial pressure outer ring.
In an alternative scheme, the cell area is located in the center of the substrate main body, the trigger area is located at one side edge of the cell area, and the terminal area is annular and surrounds the cell area and the trigger area.
In an alternative scheme, the substrate main body comprises a substrate of a first conductive type and a homoepitaxial layer formed on the substrate, wherein the doping concentration of the substrate is larger than that of the epitaxial layer; the trigger zone comprises: a first well region of a first conductivity type formed in the epitaxial layer, a plurality of first injection regions of a second conductivity type formed in the first well region, a plurality of second injection regions of the first conductivity type, the first injection regions and the second injection regions forming diodes, the interconnect metal connecting a plurality of the diodes in series to form the TVS tube.
In an alternative scheme, the substrate main body comprises a substrate of a first conductive type and a homoepitaxial layer formed on the substrate, wherein the doping concentration of the substrate is larger than that of the epitaxial layer;
The cell region and the cell region to the trigger region include: a second well region of a second conductivity type formed in the epitaxial layer, a third implant region of a heavily doped second conductivity type formed in the second well region; a deep body region of the first conductivity type formed in the epitaxial layer, a third well region of the first conductivity type formed at an upper periphery of the deep body region; a fourth injection region of the second conductivity type formed in the third well region, and a fifth injection region of the heavily doped first conductivity type formed in the deep body region; polysilicon formed over the epitaxial layer; the third injection region with the second conductivity type is heavily doped to form a drain electrode of the MOS tube, the deep body region with the first conductivity type, the fourth injection region with the second conductivity type and the fifth injection region are heavily doped to form a source electrode of the MOS tube, the polysilicon forms a grid electrode of the MOS tube, the grid electrode structure and the grid electrode resistor, or the second well region forms the grid electrode resistor.
The invention also provides a manufacturing method of the TVS device of the LDMOS process, which comprises the following steps:
Providing a substrate body comprising a substrate of a first conductivity type and a homoepitaxial layer formed on the substrate, the substrate having a doping concentration greater than the doping concentration of the epitaxial layer;
A cell area, a trigger area and a terminal area are planned;
Forming a deep body region with a first conductive type heavily doped in the epitaxial layer of the cellular region through injection and diffusion processes;
forming a first oxide layer to cover the epitaxial layer and the deep body region;
Forming a first silicon nitride layer on the first oxide layer;
Forming a lightly doped second well region of a second conductivity type in the epitaxial layer of the cellular region by utilizing photoetching, etching and implantation processes;
Forming a second oxide layer on the second well region;
removing the first silicon nitride on the first oxide layer by using an etching process;
Forming a lightly doped well region of a first conductivity type in the epitaxial layer of the cellular region by using an implantation process and the second oxide layer as masks, wherein the well region positioned in the trigger region is defined as a first well region, and the well region positioned in the cellular region is defined as a third well region;
removing the first oxide layer and the second oxide layer on the surface of the epitaxial layer by using an etching process;
forming a third oxide layer on the epitaxial layer by using thermal oxygen or a thin film process;
depositing second silicon nitride on the third oxide layer by using a thin film process;
Removing part of the second silicon nitride by utilizing a photoetching and etching process, and forming a fourth oxide layer on the epitaxial layer by utilizing a thermal oxidation process;
Removing the rest second silicon nitride by using an etching process, and forming a fifth oxide layer on the epitaxial layer by using a thermal oxidation process;
Depositing polysilicon on the fourth oxide layer and the fifth oxide layer by using a thin film process; removing part of the polysilicon by using an etching process;
Forming a plurality of first injection regions of heavy doping second conductivity type in the first well region of the trigger region by utilizing photoetching and injection processes, forming a third injection region of heavy doping second conductivity type in the second well region, and forming a fourth injection region of heavy doping second conductivity type in the third well region;
forming a sixth oxide layer on the fourth oxide layer, the fifth oxide layer and the polysilicon by using a thin film process;
Etching the sixth oxide layer and the fifth oxide layer by utilizing photoetching and etching processes to form a contact hole on the epitaxial layer so as to expose the deep body region, the first well region, the first injection region and the third injection region;
Injecting a second injection region with heavy doping of the first conductivity type into the first well region through the contact hole, and injecting a fifth injection region with heavy doping of the first conductivity type into the deep body region;
The third injection region forms a drain electrode of the MOS tube, the deep body region, the fourth injection region and the fifth injection region jointly form a source electrode of the MOS tube, the polysilicon forms a grid electrode, a grid electrode structure and a grid electrode resistor of the MOS tube, or the second well region forms the grid electrode resistor; the grid structure is connected with the grid of the MOS tube; the first injection region and the second injection region formed in the first well region constitute a diode;
Forming an interconnection metal in the contact hole and on the upper surface of the substrate body, wherein the interconnection metal connects a plurality of diodes in series; the cathode of the TVS tube is connected with the grid electrode of the MOS tube through the grid electrode structure; enabling the grid resistor to be connected in parallel between the cathode of the TVS tube and the source electrode of the MOS tube; and connecting the drain electrode of the MOS with the anode of the TVS tube.
In an alternative scheme, the junction depth of the deep body region is larger than that of the second well region.
In an alternative, the deep body region is contiguous with the substrate.
In an alternative, the terminal area surrounds the periphery of the cellular area; the terminal area comprises a partial pressure inner ring and a partial pressure outer ring, and the trigger area is arranged between the partial pressure inner ring and the partial pressure outer ring.
In an alternative scheme, the cell area is located in the center of the substrate main body, the trigger area is located at one side edge of the cell area, and the terminal area is annular and surrounds the cell area and the trigger area.
The invention has the beneficial effects that:
The invention converts the dynamic resistance of the TVS tube into the transconductance of the MOS tube, and the MOS tube has negative temperature coefficient, which leads the TVS device to have smaller dynamic resistance per unit area compared with the traditional TVS device, reduces the clamping coefficient of the device and improves the electrostatic protection and current discharge capacity of the device.
Drawings
The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular descriptions of exemplary embodiments of the invention as illustrated in the accompanying drawings wherein like reference numbers generally represent like parts throughout the exemplary embodiments of the invention.
Fig. 1 illustrates a layout of regions of an LDMOS process TVS device according to an embodiment of the present invention.
Fig. 2 illustrates a layout of regions of an LDMOS process TVS device according to another embodiment of the present invention.
Fig. 3 illustrates a schematic voltage regulation diagram of an LDMOS process TVS device according to an embodiment of the present invention.
Fig. 4 to 19 are schematic structural diagrams corresponding to different cross sections of different steps in a method for manufacturing a TVS device of an LDMOS process according to an embodiment of the present invention.
Detailed Description
The invention is described in further detail below with reference to the drawings and the specific examples. The advantages and features of the present invention will become more apparent from the following description and drawings, however, it should be understood that the inventive concept may be embodied in many different forms and is not limited to the specific embodiments set forth herein. The drawings are in a very simplified form and are to non-precise scale, merely for convenience and clarity in aiding in the description of embodiments of the invention.
It will be understood that when an element or layer is referred to as being "on," "adjacent," "connected to," or "coupled to" another element or layer, it can be directly on, adjacent, connected, or coupled to the other element or layer, or intervening elements or layers may be present. In contrast, when an element is referred to as being "directly on," "directly adjacent to," "directly connected to," or "directly coupled to" another element or layer, there are no intervening elements or layers present. It will be understood that, although the terms first, second, third, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
Spatially relative terms, such as "under," "below," "beneath," "under," "above," "over," and the like, may be used herein for ease of description to describe one element or feature's relationship to another element or feature as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use and operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements or features described as "under" or "beneath" other elements would then be oriented "on" the other elements or features. Thus, the exemplary terms "below" and "under" may include both an upper and a lower orientation. The device may be otherwise oriented (rotated 90 degrees or other orientations) and the spatially relative descriptors used herein interpreted accordingly.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. As used herein, the term "and/or" includes any and all combinations of the associated listed items.
Example 1
Referring to fig. 1 to 3 and fig. 16 to 19, the present embodiment provides an LDMOS process TVS device, including:
A substrate body including a cell region 200, a trigger region 210, and a terminal region 201; a MOS transistor is formed in the cell region 200, a TVS transistor is formed in the trigger region 210, the TVS transistor is a plurality of diodes connected in series, and the trigger voltage of the TVS transistor is adjusted by adjusting the number of the diodes;
A gate resistor 202, a gate structure 203 and interconnection metal are formed on the substrate body;
The grid structure 203 is connected with the grid of the MOS tube; the interconnection metal connects the cathode of the TVS tube with the grid electrode of the MOS tube through the grid electrode structure 203; the grid resistor 202 is connected in parallel between the cathode of the TVS tube and the source electrode of the MOS tube; connecting the drain electrode of the MOS with the anode of the TVS tube;
the MOS tube is manufactured through an LDMOS process, and the interconnection metals are all arranged on the same side (upper surface) of the substrate main body.
Referring to fig. 1, the terminal area 201 in this embodiment surrounds the periphery of the cell area 200; the terminal area 201 includes a partial pressure inner ring and a partial pressure outer ring, and the trigger area 210 is located between the partial pressure inner ring and the partial pressure outer ring.
Referring to fig. 2, in another embodiment, the cell region 200 is located at the center of the substrate body, the trigger region 210 is located at one side edge of the cell region 200, and the terminal region 201 is in a ring shape, surrounding the cell region 200 and the trigger region 210.
The substrate body comprises a substrate (P+SUB) of a first conductivity type and a homoepitaxial layer (P-EPI) formed on the substrate (P+SUB), the doping concentration of the substrate (P+SUB) being greater than the doping concentration of the epitaxial layer (P-EPI); the trigger zone comprises: a first WELL region (P-WELL) of a first conductivity type formed in the epitaxial layer (P-EPI), a plurality of first implant regions (n+), of a second conductivity type formed in the first WELL region (P-WELL), a plurality of second implant regions (p+), of a first conductivity type, the first implant regions and the second implant regions forming diodes, the interconnect metal connecting a plurality of the diodes in series to form the TVS tube.
The cell region and the cell region to the trigger region include: a second WELL region (N-WELL) of a second conductivity type formed in the epitaxial layer (P-EPI), a third implant region (N+), of a heavily doped second conductivity type, formed in the second WELL region (N-WELL); a deep body region (deep P+) of the first conductivity type formed in the epitaxial layer (P-EPI), and a third WELL region (P-WELL) of the first conductivity type formed at an upper periphery of the deep body region (deep P+); a fourth implantation region (n+), formed in the third WELL region (P-WELL), of the second conductivity type, and a fifth implantation region (p+), formed in the deep body region (deep p+), of the heavily doped first conductivity type; polysilicon formed over the epitaxial layer; the third injection region with the second conductivity type is heavily doped to form a drain electrode of the MOS tube, the deep body region with the first conductivity type, the fourth injection region with the second conductivity type and the fifth injection region are heavily doped to form a source electrode of the MOS tube, and the polysilicon forms a grid electrode, a grid electrode structure and a grid electrode resistor of the MOS tube.
Example 2
The embodiment provides a manufacturing method of a TVS device of an LDMOS process, which comprises the following steps:
Providing a substrate body comprising a substrate of a first conductivity type and a homoepitaxial layer formed on the substrate, the substrate having a doping concentration greater than the doping concentration of the epitaxial layer;
A cell area, a trigger area and a terminal area are planned;
Forming a deep body region with a first conductive type heavily doped in the epitaxial layer of the cellular region through injection and diffusion processes;
forming a first oxide layer to cover the epitaxial layer and the deep body region;
Forming a first silicon nitride layer on the first oxide layer;
Forming a lightly doped second well region of a second conductivity type in the epitaxial layer of the cellular region by utilizing photoetching, etching and implantation processes;
Forming a second oxide layer on the second well region;
removing the first silicon nitride on the first oxide layer by using an etching process;
Forming a lightly doped well region of a first conductivity type in the epitaxial layer of the cellular region by using an implantation process and the second oxide layer as masks, wherein the well region positioned in the trigger region is defined as a first well region, and the well region positioned in the cellular region is defined as a third well region;
removing the first oxide layer and the second oxide layer on the surface of the epitaxial layer by using an etching process;
forming a third oxide layer on the epitaxial layer by using thermal oxygen or a thin film process;
depositing second silicon nitride on the third oxide layer by using a thin film process;
Removing part of the second silicon nitride by utilizing a photoetching and etching process, and forming a fourth oxide layer on the epitaxial layer by utilizing a thermal oxidation process;
Removing the rest second silicon nitride by using an etching process, and forming a fifth oxide layer on the epitaxial layer by using a thermal oxidation process;
Depositing polysilicon on the fourth oxide layer and the fifth oxide layer by using a thin film process; removing part of the polysilicon by using an etching process;
Forming a plurality of first injection regions of heavy doping second conductivity type in the first well region of the trigger region by utilizing photoetching and injection processes, forming a third injection region of heavy doping second conductivity type in the second well region, and forming a fourth injection region of heavy doping second conductivity type in the third well region;
forming a sixth oxide layer on the fourth oxide layer, the fifth oxide layer and the polysilicon by using a thin film process;
Etching the sixth oxide layer and the fifth oxide layer by utilizing photoetching and etching processes to form a contact hole on the epitaxial layer so as to expose the deep body region, the first well region, the first injection region and the third injection region;
Injecting a second injection region with heavy doping of the first conductivity type into the first well region through the contact hole, and injecting a fifth injection region with heavy doping of the first conductivity type into the deep body region;
The third injection region forms a drain electrode of the MOS tube, the deep body region, the fourth injection region and the fifth injection region jointly form a source electrode of the MOS tube, and the polysilicon forms a grid electrode, a grid electrode structure and a grid electrode resistor of the MOS tube; the grid structure is connected with the grid of the MOS tube; the first injection region and the second injection region formed in the first well region constitute a diode;
Forming an interconnection metal in the contact hole and on the upper surface of the substrate body, wherein the interconnection metal connects a plurality of diodes in series; the cathode of the TVS tube is connected with the grid electrode of the MOS tube through the grid electrode structure; enabling the grid resistor to be connected in parallel between the cathode of the TVS tube and the source electrode of the MOS tube; and connecting the drain electrode of the MOS with the anode of the TVS tube.
The distribution forms of the cell region, the trigger region and the terminal region include the following two types:
1. The terminal area surrounds the periphery of the cell area; the terminal area comprises a partial pressure inner ring and a partial pressure outer ring, and the trigger area is arranged between the partial pressure inner ring and the partial pressure outer ring.
2. The cell area is positioned in the center of the substrate main body, the trigger area is positioned at one side edge of the cell area, and the terminal area is annular and surrounds the cell area and the trigger area.
Referring to fig. 4 to 19, the following briefly describes a method for manufacturing the TVS device of the LDMOS process of the present embodiment:
step S1, growing an epitaxial layer P-EPI of a first conductivity type on a heavily doped semiconductor substrate silicon substrate P+SUB of the first conductivity type (P type);
s2, forming a hard mask on the epitaxial layer by utilizing a thermal oxygen or thin film process;
Step S3, etching the hard mask by utilizing a photoetching and etching process, and forming a Deep P+ region (Deep body region) on the epitaxial layer P-EPI through an injection and diffusion process;
preferably, the junction depth is made to be 2um-3um greater than the NW junction depth;
Preferably, it is connected to the substrate p+sub;
S4, removing the hard mask on the surface of the epitaxial layer P-EPI;
S5, forming a first oxide layer by utilizing a hot oxygen or film process;
Step S6, forming a first silicon nitride on the first oxide layer by using a thin film process;
Step S7, forming lightly doped N-well (second well region) of the second conductivity type by utilizing photoetching, etching and injection processes;
s8, forming a second oxide layer on the epitaxial layer P-EPI by using a diffusion process;
Step S9, removing the silicon nitride on the first oxide layer by using an etching process;
step S10, forming lightly doped P-wells (a first well region and a third well region) of the first conductivity type by using the implantation process and the second oxide layer as masks;
Step S11, removing the first oxide layer and the second oxide layer on the surface of the epitaxial layer P-EPI by using an etching process;
step S12, forming a third oxide layer on the epitaxial layer P-EPI by utilizing a thermal oxygen or thin film process;
step S13, depositing second silicon nitride on the third oxide layer by utilizing a thin film process;
step S14, removing part of the second silicon nitride by utilizing photoetching and etching processes, and forming a fourth oxide layer on the epitaxy by utilizing a thermal oxidation process;
step S15, removing the rest second silicon nitride by using an etching process, and forming a fifth oxide layer on the epitaxy by using a thermal oxidation process;
step 16, depositing polysilicon on the fourth and fifth oxide layers by using a thin film process;
step 17, removing part of polysilicon by etching process, forming N+ injection region (including first injection region (located in trigger region), third injection region (located in cell region) and fourth injection region (located in cell region) on epitaxial layer by photoetching and injection process, wherein the 3 injection regions are mutually independent;
Step 18, forming a sixth oxide layer on the fourth oxide layer, the fifth oxide layer and the polysilicon by using a thin film process;
Step 19, etching the sixth and fifth oxide layers by using photolithography and etching processes, forming a contact hole on the epitaxial layer, and injecting a p+ injection region (a second injection region (located in the trigger region) and a fifth injection region (located in the cell region) of the first conductivity type into the epitaxial layer through the contact hole, wherein the second injection region and the fifth injection region are mutually independent; wherein the fifth injection region in the cellular region and the fourth injection region in the cellular region have no overlapping portions;
Step 20, depositing interconnection metal on the wafer surface to fill the interconnection metal into the contact hole, connecting a plurality of diodes in series by utilizing the interconnection metal so that the drain electrode of the LDMOS is connected with the anode of the TVS, the cathode of the TVS is connected with the grid electrode of the LDMOS through a grid resistor, and the other end of the grid resistor is connected with the source electrode of the LDMOS;
Preferably, a multi-layer metal process may be used to save area and better form the interconnect.
Example 3
The difference between this embodiment and the above 2 embodiments is that in the first 2 embodiments, the gate resistor is formed of polysilicon, and in this embodiment, the gate resistor is formed of a second WELL region (N-WELL) in the epitaxial layer 110.
The invention has the following advantages:
First, the present embodiment uses an LDMOS process, which is compatible with the existing process;
secondly, the clamping coefficient of the traditional TVS device is generally 1.2-1.4, the LDMOS technology is improved, the TVS is increased, the clamping coefficient is reduced to a level below 1.1, and the electrostatic protection, the current discharge capacity and the unit area utilization rate of the device are improved under the existing equipment condition;
third, the present embodiment utilizes fuse technology and lateral series diodes, and can use a set of patterns to achieve different trigger voltages, thereby reducing the complexity of the process.
The invention converts the dynamic resistance of the TVS tube into the transconductance of the MOS tube, and the MOS tube has negative temperature coefficient, which leads the TVS device to have smaller dynamic resistance per unit area compared with the traditional TVS device, reduces the clamping coefficient of the device and improves the electrostatic protection and current discharge capacity of the device.
In example 3 in the present specification, only the portions different from example 1 are described, and the same portions as example 1 are referred to example 1.
The above description is only illustrative of the preferred embodiments of the present invention and is not intended to limit the scope of the present invention, and any alterations and modifications made by those skilled in the art based on the above disclosure shall fall within the scope of the appended claims.
Claims (10)
1. An LDMOS process TVS device, comprising:
The substrate comprises a substrate body, a first substrate layer and a second substrate layer, wherein the substrate body comprises a cell area, a trigger area and a terminal area; a Metal Oxide Semiconductor (MOS) tube is formed in the cell region, a total voltage Threshold (TVS) tube is formed in the trigger region, the TVS tube is a plurality of diodes connected in series, and the trigger voltage of the TVS tube is regulated by regulating the working quantity of the diodes;
the substrate main body is provided with a grid resistor, a grid structure and interconnection metal;
The grid structure is connected with the grid of the MOS tube; the interconnection metal enables the cathode of the TVS tube to be connected with the grid electrode of the MOS tube through the grid electrode structure; enabling the grid resistor to be connected in parallel between the cathode of the TVS tube and the source electrode of the MOS tube; connecting the drain electrode of the MOS tube with the anode of the TVS tube;
The MOS tube is manufactured through an LDMOS process, and the interconnection metals are all arranged on the same side of the substrate main body.
2. The LDMOS process TVS device of claim 1, wherein said termination region surrounds a periphery of said cell region;
The terminal area comprises a partial pressure inner ring and a partial pressure outer ring, and the trigger area is arranged between the partial pressure inner ring and the partial pressure outer ring.
3. The LDMOS process TVS device of claim 1, wherein said cell region is located in the center of said substrate body, said trigger region is located at a side edge of said cell region, and said termination region is annular, surrounding said cell region and said trigger region.
4. The LDMOS process TVS device of claim 1, wherein said substrate body comprises a substrate of a first conductivity type and a homoepitaxial layer formed on said substrate, said substrate having a doping concentration greater than a doping concentration of said epitaxial layer;
The trigger zone comprises: a first well region of a first conductivity type formed in the epitaxial layer, a plurality of first injection regions of a second conductivity type formed in the first well region, a plurality of second injection regions of the first conductivity type, the first injection regions and the second injection regions forming diodes, the interconnect metal connecting a plurality of the diodes in series to form the TVS tube.
5. The LDMOS process TVS device of claim 1, wherein said substrate body comprises a substrate of a first conductivity type and a homoepitaxial layer formed on said substrate, said substrate having a doping concentration greater than a doping concentration of said epitaxial layer;
The cell region and the cell region to the trigger region include: a second well region of a second conductivity type formed in the epitaxial layer, a third implant region of a heavily doped second conductivity type formed in the second well region; a deep body region of the first conductivity type formed in the epitaxial layer, a third well region of the first conductivity type formed at an upper periphery of the deep body region; a fourth injection region of the second conductivity type formed in the third well region, and a fifth injection region of the heavily doped first conductivity type formed in the deep body region; polysilicon formed over the epitaxial layer; the third injection region with the second conductivity type is heavily doped to form a drain electrode of the MOS tube, the deep body region with the first conductivity type, the fourth injection region with the second conductivity type and the fifth injection region are heavily doped to form a source electrode of the MOS tube, and the polysilicon forms a grid electrode, a grid electrode structure and a grid electrode resistor of the MOS tube.
6. The manufacturing method of the TVS device of the LDMOS process is characterized by comprising the following steps of:
Providing a substrate body comprising a substrate of a first conductivity type and a homoepitaxial layer formed on the substrate, the substrate having a doping concentration greater than the doping concentration of the epitaxial layer;
A cell area, a trigger area and a terminal area are planned;
Forming a deep body region with a first conductive type heavily doped in the epitaxial layer of the cellular region through injection and diffusion processes;
forming a first oxide layer to cover the epitaxial layer and the deep body region;
Forming a first silicon nitride layer on the first oxide layer;
Forming a lightly doped second well region of a second conductivity type in the epitaxial layer of the cellular region by utilizing photoetching, etching and implantation processes;
Forming a second oxide layer on the second well region;
removing the first silicon nitride on the first oxide layer by using an etching process;
Forming a lightly doped well region of a first conductivity type in the epitaxial layer of the cellular region by using an implantation process and the second oxide layer as masks, wherein the well region positioned in the trigger region is defined as a first well region, and the well region positioned in the cellular region is defined as a third well region;
removing the first oxide layer and the second oxide layer on the surface of the epitaxial layer by using an etching process;
forming a third oxide layer on the epitaxial layer by using thermal oxygen or a thin film process;
depositing second silicon nitride on the third oxide layer by using a thin film process;
Removing part of the second silicon nitride by utilizing a photoetching and etching process, and forming a fourth oxide layer on the epitaxial layer by utilizing a thermal oxidation process;
Removing the rest second silicon nitride by using an etching process, and forming a fifth oxide layer on the epitaxial layer by using a thermal oxidation process;
Depositing polysilicon on the fourth oxide layer and the fifth oxide layer by using a thin film process; removing part of the polysilicon by using an etching process;
Forming a plurality of first injection regions of heavy doping second conductivity type in the first well region of the trigger region by utilizing photoetching and injection processes, forming a third injection region of heavy doping second conductivity type in the second well region, and forming a fourth injection region of heavy doping second conductivity type in the third well region;
forming a sixth oxide layer on the fourth oxide layer, the fifth oxide layer and the polysilicon by using a thin film process;
Etching the sixth oxide layer and the fifth oxide layer by utilizing photoetching and etching processes to form a contact hole on the epitaxial layer so as to expose the deep body region, the first well region, the first injection region and the third injection region;
Injecting a second injection region with heavy doping of the first conductivity type into the first well region through the contact hole, and injecting a fifth injection region with heavy doping of the first conductivity type into the deep body region;
The third injection region forms a drain electrode of the MOS tube, the deep body region, the fourth injection region and the fifth injection region jointly form a source electrode of the MOS tube, and the polysilicon forms a grid electrode, a grid electrode structure and a grid electrode resistor of the MOS tube; the grid structure is connected with the grid of the MOS tube; the first injection region and the second injection region formed in the first well region constitute a diode;
Forming interconnection metal in the contact hole and on the upper surface of the substrate main body, wherein the interconnection metal connects a plurality of diodes in series to form a TVS tube; the cathode of the TVS tube is connected with the grid electrode of the MOS tube through the grid electrode structure; enabling the grid resistor to be connected in parallel between the cathode of the TVS tube and the source electrode of the MOS tube; and connecting the drain electrode of the MOS tube with the anode of the TVS tube.
7. The method of manufacturing an LDMOS process TVS device of claim 6, wherein a junction depth of said deep body region is greater than a junction depth of said second well region.
8. The method of manufacturing an LDMOS process TVS device of claim 6, wherein said deep body is contiguous with said substrate.
9. The method of manufacturing a TVS device of an LDMOS process of claim 6, wherein said termination region surrounds a periphery of said cell region;
The terminal area comprises a partial pressure inner ring and a partial pressure outer ring, and the trigger area is arranged between the partial pressure inner ring and the partial pressure outer ring.
10. The method of manufacturing a TVS device of an LDMOS process of claim 6, wherein said cell region is located in the center of said substrate body, said trigger region is located at a side edge of said cell region, and said termination region is annular, surrounding said cell region and said trigger region.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310580616.XA CN116487382B (en) | 2023-05-22 | 2023-05-22 | LDMOS (laterally diffused metal oxide semiconductor) process TVS (transient voltage suppressor) device and manufacturing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310580616.XA CN116487382B (en) | 2023-05-22 | 2023-05-22 | LDMOS (laterally diffused metal oxide semiconductor) process TVS (transient voltage suppressor) device and manufacturing method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN116487382A CN116487382A (en) | 2023-07-25 |
| CN116487382B true CN116487382B (en) | 2024-05-17 |
Family
ID=87215793
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310580616.XA Active CN116487382B (en) | 2023-05-22 | 2023-05-22 | LDMOS (laterally diffused metal oxide semiconductor) process TVS (transient voltage suppressor) device and manufacturing method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116487382B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5654225A (en) * | 1993-09-30 | 1997-08-05 | Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno | Integrated structure active clamp for the protection of power devices against overvoltages, and manufacturing process thereof |
| CN111312707A (en) * | 2020-02-27 | 2020-06-19 | 电子科技大学 | Power semiconductor device with low specific on-resistance |
-
2023
- 2023-05-22 CN CN202310580616.XA patent/CN116487382B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5654225A (en) * | 1993-09-30 | 1997-08-05 | Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno | Integrated structure active clamp for the protection of power devices against overvoltages, and manufacturing process thereof |
| CN111312707A (en) * | 2020-02-27 | 2020-06-19 | 电子科技大学 | Power semiconductor device with low specific on-resistance |
Also Published As
| Publication number | Publication date |
|---|---|
| CN116487382A (en) | 2023-07-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10685955B2 (en) | Trench diode and method of forming the same | |
| CN116884969B (en) | Semiconductor device and manufacturing method thereof | |
| US6645820B1 (en) | Polycrystalline silicon diode string for ESD protection of different power supply connections | |
| KR102056094B1 (en) | Methods and apparatus related to a diode device including a JFET portion | |
| US8476672B2 (en) | Electrostatic discharge protection device and method for fabricating the same | |
| CN116525608A (en) | TVS device and manufacturing method thereof | |
| CN116487382B (en) | LDMOS (laterally diffused metal oxide semiconductor) process TVS (transient voltage suppressor) device and manufacturing method thereof | |
| US9831327B2 (en) | Electrostatic discharge protection devices and methods of forming the same | |
| CN116387363B (en) | LDMOS (laterally diffused metal oxide semiconductor) process TVS (transient voltage suppressor) device and manufacturing method thereof | |
| KR100936644B1 (en) | Semiconductor device and method for manufacturing thereof | |
| CN211605156U (en) | Electrostatic discharge protection device | |
| US5336920A (en) | Buried avalanche diode having laterally adjacent semiconductor layers | |
| CN116646352A (en) | LDMOS (laterally diffused metal oxide semiconductor) process TVS (transient voltage suppressor) device and manufacturing method thereof | |
| CN111430306B (en) | GGNMOS device preparation process for thin epitaxial process ESD protection and GGNMOS device | |
| CN116525609A (en) | LDMOS (laterally diffused metal oxide semiconductor) process TVS (transient voltage suppressor) device and manufacturing method thereof | |
| CN116454084B (en) | TVS device and manufacturing method thereof | |
| CN116598306B (en) | TVS device and manufacturing method thereof | |
| US7601990B2 (en) | Method and apparatus for electrostatic discharge protection having a stable breakdown voltage and low snapback voltage | |
| CN116404003A (en) | TVS device and manufacturing method thereof | |
| CN116487385A (en) | TVS device and manufacturing method thereof | |
| CN116564959B (en) | SGT MOS process TVS device and manufacturing method thereof | |
| CN116825778B (en) | SGT MOS process TVS device and manufacturing method thereof | |
| CN116314277B (en) | SCR (selective catalytic reduction) type ESD (electro-static discharge) protection device, electronic device and preparation method | |
| US20180090562A1 (en) | Schottky barrier diode and method of manufacturing the same | |
| CN111430305B (en) | Method for manufacturing electrostatic discharge protection device and electrostatic discharge protection device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |