Method for designing non-binary capacitor array with stable time
Technical Field
The invention belongs to the technical field of analog integrated circuits, and particularly relates to a method for establishing a time-stable non-binary capacitor array design, which is suitable for capacitor design of a non-binary capacitor DAC.
Background
The capacitive array is an important part of the capacitive analog-to-digital converter. For a conventional SAR ADC, since the input signal corresponds to the digital code one by one, each bit of quantization must be accurate, otherwise the final result will be erroneous. In order to ensure that each quantization can obtain a correct result, the setup error of each capacitor in the capacitor array must be less than 0.5LSB, so that the setup time required for quantizing the most significant bit and the least significant bit is greatly different, and the time utilization rate of the system is low.
Aiming at the problem of low utilization rate of system time, a non-binary coding capacitor array design method is proposed in literature, the method has high design freedom, and redundancy of each capacitor can be designed independently. When the ith capacitor has redundancy r i When it is established, its time can be expressed as:
wherein t is i To establish time, τ is a time constant, W i-1 Is the i-1 bit capacitance weight value. From the above equation, the larger the redundancy amount is, the larger the DAC-tolerant setup error is, so that the setup time of the DAC is reduced; however, the greater the amount of redundancy, the smaller the overall dynamic range of the ADC, and therefore, the greater the number of capacitance bits required to achieve the same dynamic range as the original binary ADC, which in turn increases the quantization time of the system. Therefore, how to build a time-directed DAC per-bit capacitor design for a capacitor array is an urgent issue to be addressed in non-binary capacitor array applications.
Disclosure of Invention
Aiming at the problems or the shortcomings, the invention provides a non-binary capacitor array design method with stable establishment time, and the capacity value of each capacitor in a capacitor array is determined one by one from low to high by setting the weight of each capacitor in the capacitor array and the proportion of corresponding redundancy, so that the double-choice optimization design of the establishment precision and the establishment time is realized.
A method for establishing a time-stable non-binary capacitor array design comprises the following specific steps:
step 1, for the capacitors in the non-binary capacitor array of the effective bit number ENOB bit, N is the number of capacitors in the capacitor array, where the ratio k of the capacitance weight of each bit to the corresponding redundancy number is:
wherein r is i For the redundancy of the ith capacitor, W i-1 Is the i-1 bit capacitance weight value. k determines the settling time t for designing the ith capacitor i The value of k is determined.
Step 2, the low three-bit capacitor C of the capacitor array 1 -C 3 Respectively designed as C in turn U 、2C U 、3C U ,C U Is the unit capacitance; from the fourth bit capacitance C 4 Beginning to capacitor array top C N And calculating the capacitance value of each capacitor one by one according to the set capacitance weight and the proportional k value of the corresponding redundancy.
Specifically, for the fourth bit capacitance C 4 The capacitance value is calculated by the following formula:
namely:
fifth bit capacitor C 5 The capacitance values are as follows:
namely:
and so on, the final Nth capacitor C N The capacitance of (2) is:
step 3, rounding and rounding the capacitances of each bit of the non-binary capacitor array calculated in the step 2 to obtain C i Becomes C i ′ The method comprises the following steps:
。
obtaining the capacitance value C of each bit of the N-bit non-binary capacitor array N ′ 。
Further, the values of k and N in the step 1 are determined by the following linear programming relation:
linear programming function: c (C) 1 + C 2 + C 3 +…+ C N =6(2k+1) N /(k+1) N ≥2 ENOB -1
Objective function:
wherein ENOB is the effective bit number of the capacitor array, N is the number of capacitors of the capacitor array, and τ is the time constant. And minimizing an objective function through calculation, minimizing the overall establishment time of the capacitor array, and finally optimizing and determining the values of k and N.
According to the invention, the capacitance value of each capacitor in the capacitor array is determined one by one from low to high by setting the weight of each capacitor in the capacitor array and the proportion k of the corresponding redundancy, and the values of k and N are solved through linear programming optimization, so that the double-selection optimization design of the establishment precision and the establishment time is realized, the establishment speed of the non-binary capacitor array is improved, and the blindness of the non-binary coding design is avoided.
Drawings
FIG. 1 is a circuit diagram of the present invention for creating a time stable non-binary capacitive array;
FIG. 2 is a schematic diagram of a non-binary capacitor array with 8-bit significant bit set-up time stabilization according to an embodiment;
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples.
As shown in fig. 2, a circuit diagram of a non-binary capacitor DAC capacitor array with stable setup time for the 8-bit significant bit number in this embodiment is shown.
Step 1, firstly, determining a ratio k of each bit of capacitance weight and corresponding redundancy in a capacitance array according to a linear programming relation and an objective function:
linear programming function: c (C) 1 + C 2 + C 3 +…+ C N =6(2k+1) N /(k+1) N ≥2 8 -1
Objective function:
as calculated, the objective function is minimal when n=16, k=0.502.
Step 2, as shown in figure 1, the low three-bit capacitors of the capacitor array are respectively C 1 -C 3 Designed as C U 、2C U 、3C U And calculates the fourth bit capacitance C 4 Is the capacitance value of (2): c (C) 4 =2.005C U 。
Similarly, the fifth capacitor C 5 The capacitance of (c) can be calculated as: c (C) 5 =2.675C U 。
Similarly, the sixth to 16 th capacitors C 6 ~C 16 The capacitance of (c) can be calculated as:
C 6 =3.568C U ,C 7 =4.76C U ,C 8 =6.35C U ,C 9 =8.47C U ,C 10 =11.3C U ,C 11 =15.08C U ,C 12 =20.11C U ,C 13 =26.83C U ,C 14 =35.79C U ,C 15 =47.74C U ,C 16 =63.69C U 。
step 3, rounding and rounding the capacitors of each bit, wherein the rounded capacitor array is as follows:
C 1 =1C U ,C 2 =2C U ,C 3 =3C U ,C 4 ′ =2C U ,C 5 ′ =3C U ,C 6 ′ =4C U ,C 7 ′ =5C U ,C 8 ′ =6C U ,C 9 ′ =8C U ,C 10 ′ =11C U ,C 11 ′ =15C U ,C 12 ′ =20C U ,C 13 ′ =27C U ,C 14 ′ =36C U ,C 15 ′ =48C U ,C 16 ′ =64C U 。
according to the embodiment, the capacitance value of each capacitor in the capacitor array is determined one by one from the low level to the high level by setting the weight of each capacitor in the capacitor array and the proportion of the corresponding redundancy, so that the double-selection optimal design of the establishment precision and the establishment time is realized, the establishment speed of the non-binary capacitor array is improved, and the blindness of the non-binary coding design is avoided. Those of ordinary skill in the art can make various other specific modifications and combinations from the teachings of the present disclosure without departing from the spirit thereof, and such modifications and combinations remain within the scope of the present disclosure.