CN116231610B - Front-end surge suppression device, control method, electronic device and readable storage medium - Google Patents
Front-end surge suppression device, control method, electronic device and readable storage medium Download PDFInfo
- Publication number
- CN116231610B CN116231610B CN202310514836.2A CN202310514836A CN116231610B CN 116231610 B CN116231610 B CN 116231610B CN 202310514836 A CN202310514836 A CN 202310514836A CN 116231610 B CN116231610 B CN 116231610B
- Authority
- CN
- China
- Prior art keywords
- module
- power
- surge
- power supply
- surge suppression
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000001629 suppression Effects 0.000 title claims abstract description 100
- 238000000034 method Methods 0.000 title claims abstract description 34
- 239000003990 capacitor Substances 0.000 claims description 27
- 238000004590 computer program Methods 0.000 claims description 5
- 238000004891 communication Methods 0.000 description 15
- 230000006870 function Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 7
- 230000003287 optical effect Effects 0.000 description 4
- 230000001133 acceleration Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 230000005484 gravity Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000003139 buffering effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000009931 harmful effect Effects 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
- H02H9/02—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess current
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Direct Current Feeding And Distribution (AREA)
- Emergency Protection Circuit Devices (AREA)
Abstract
The invention discloses a front-end surge suppression device, a control method, an electronic device and a readable storage medium, and relates to the technical field of electronic products, comprising the following steps: the power supply is connected with a power supply, the slow power-on module is used for controlling the power-on time of the power supply chip according to the preset on-voltage, the slow power-on module is connected with the voltage dividing module of the charging power supply for adjusting the slow power-on module, the voltage dividing module is connected with the output end of the slow power-on module, the anti-interference module is used for eliminating the surge current output to the power supply chip by the slow power-on module, the anti-interference module is connected with the slow power-on module in parallel and is used for controlling the switch module of the front-end suppression surge device, the damage of the surge to the power supply chip can be effectively avoided, and further the damage of the load complete machine system where the power supply chip is located due to the damage of the power supply chip is avoided.
Description
Technical Field
The present invention relates to the field of electronic products, and in particular, to a front-end surge suppression device, a control method, an electronic device, and a readable storage medium.
Background
Along with the increase of the capacity of the load complete machine system, the required power supply is gradually increased, the increase of the power supply causes the surge to be increased, and the current operation of suppressing the surge is to add a primary load switch at the rear end of a power supply chip in the load complete machine system, so that the problem caused by the surge is avoided through the load switch.
Although the load switch can avoid the problem caused by the surge, the existing load switch is arranged at the rear end of the power supply chip, and if the surge is generated at the moment that the front end is connected with the power supply, the surge at the moment causes the surge impact to the power supply chip and simultaneously still affects the whole load system.
Disclosure of Invention
The invention mainly aims to provide a front-end surge suppression device, a control method, an electronic device and a readable storage medium, and aims to solve the technical problem that the influence of a surge on a load complete machine system cannot be eliminated in the existing surge suppression operation.
In order to achieve the above object, the present invention provides a front-end surge suppressing device connected between a power supply and a power supply chip, the front-end surge suppressing device including:
the input end of the slow power-on module is connected with the power supply, and the slow power-on module is used for controlling the power-on time of the power supply chip according to a preset on voltage;
the voltage division module is connected to the slow power-on module and used for adjusting a charging power supply of the slow power-on module;
the input end of the anti-interference module is connected with the output end of the slow power-on module, and the output end of the anti-interference module is connected with the power chip and is used for eliminating surge current output by the slow power-on module into the power chip;
and the switch module is connected with the slow power-on module in parallel and is used for controlling the switch state of the front-end surge suppression device.
Optionally, the slow power-up module includes:
the input end of the charging unit is connected with the power supply;
the control end of the conduction unit is connected with the output end of the charging unit, the input end of the conduction unit is connected with the power supply, the output end of the conduction unit is connected with the input end of the anti-interference module, and the conduction unit is used for outputting the accessed power supply to the power supply chip through the anti-interference module when the charging voltage of the charging unit reaches the preset conduction voltage.
Optionally, the charging unit comprises a first capacitor and a first resistor which are connected in parallel, and the conducting unit comprises a first switching tube;
the first end of the first capacitor, the first end of the first resistor and the input end of the first switch tube are respectively connected with the power supply;
the second end of the first capacitor is connected with the second end of the first resistor and is connected with the control end of the first switch tube;
the output end of the first switching tube is connected with the input end of the anti-interference module.
Optionally, the voltage dividing module is connected in series with the charging unit, and the voltage dividing module comprises a second resistor;
the first end of the second resistor is connected with the second end of the first resistor, and the second end of the second resistor is grounded.
Optionally, the anti-interference module comprises a first inductor and a second capacitor;
the first inductor is connected between the output end of the first switch tube and the power supply chip, the first end of the second capacitor is connected to the connection point of the first switch tube and the first inductor, and the second end of the second capacitor is grounded.
Optionally, the switch module comprises a singlechip and a second switch tube;
the input end of the second switching tube is connected with the power supply, the output end of the second switching tube is connected to the connection point of the first switching tube and the first inductor, and the control end of the second switching tube is connected with the signal output end of the singlechip.
The invention also provides a control method of the front-end surge suppression device, which comprises the following steps:
and responding to a switch control signal to control the front-end surge suppression device to enter a first operation state or a second operation state, wherein the first operation state is that the front-end surge suppression device performs a surge suppression operation, and the second operation state is that the front-end surge suppression device does not perform the surge suppression operation.
Optionally, after the step of responding to a switch control signal to control the front-end surge suppression device to enter a first operating state or a second operating state, the method further comprises:
under the condition of responding to the switch control signal to control the front-end suppression surge device to enter the first operation state, when detecting that the charging voltage of the front-end suppression surge device reaches a preset conducting voltage, controlling a power chip to slowly power up;
and under the condition of responding to the switch control signal to control the front-end suppression surge device to enter the second operation state, when the front-end suppression surge device is detected to be conducted, controlling the power chip to directly power on.
In addition, in order to achieve the above object, the present invention also provides an electronic device, including a memory, a processor, and a computer processing program stored in the memory and capable of running on the processor, where the processor implements the control method of the front-end surge suppression device when executing the computer processing program.
In addition, in order to achieve the above object, the present invention further provides a computer readable storage medium, on which a computer program is stored, which when executed by a processor, implements the control method of the front-end surge suppression device.
The front-end surge suppression device comprises the slow power-on module used for controlling the power-on time of the power chip according to the preset on voltage, so that the power chip is prevented from being damaged by surge impact current existing during direct power-on, the front-end surge suppression device comprises the voltage division module used for adjusting the charging power supply of the slow power-on module, the surge current on the slow power-on module can be effectively suppressed, the stability of the power-on time of the power chip controlled by the slow power-on module is improved, the front-end surge suppression device comprises the anti-interference module used for eliminating the surge current output by the slow power-on module into the power chip, the power chip is prevented from being damaged by the surge current in a power supply connected with the power chip, the switch module used for controlling the switch state of the front-end surge suppression device is used for dynamically controlling the switch of the front-end surge suppression device based on the actual surge suppression requirement of the power chip, and the front-end surge suppression device is used for effectively preventing the power chip from being damaged by the surge based on the condition that the surge on the power chip is damaged by the power chip, and the load system caused by the damage of the power chip is avoided.
Drawings
FIG. 1 is a schematic diagram of a terminal structure of a hardware operating environment according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of a front end surge suppression device according to the present invention;
FIG. 3 is a schematic diagram of a current waveform of a conventional test surge current;
FIG. 4 is a schematic diagram of a current waveform of a test surge current based on the front-end surge suppression device of the present invention;
FIG. 5 is a schematic circuit diagram of a front-end surge suppression device of the present invention;
fig. 6 is a flowchart illustrating an embodiment of a control method of a front-end surge suppression device according to the present invention.
Reference numerals illustrate:
the implementation, functional features and advantages of the present invention will be further described with reference to the accompanying drawings in conjunction with the embodiments.
Detailed Description
It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the invention.
As shown in fig. 1, fig. 1 is a schematic diagram of a terminal structure of a hardware running environment according to an embodiment of the present invention.
In the method for controlling the front-end surge suppression device according to the embodiment of the present invention, the carrier is an electronic device, as shown in fig. 1, where the electronic device may include: a processor 1001, such as a CPU, a network interface 1004, a user interface 1003, a memory 1005, a communication bus 1002. Wherein the communication bus 1002 is used to enable connected communication between these components. The user interface 1003 may include a Display area (Display), an input unit such as a Keyboard (Keyboard), and the optional user interface 1003 may further include a standard wired interface, a wireless interface. The network interface 1004 may optionally include a standard wired interface, a wireless interface (e.g., WI-FI interface). The memory 1005 may be a high-speed RAM memory or a stable memory (non-volatile memory), such as a disk memory. The memory 1005 may also optionally be a storage device separate from the processor 1001 described above.
The optional electronic device may also include a camera, RF (Radio Frequency) circuitry, sensors, audio circuitry, wiFi modules, and the like. Among other sensors, such as light sensors, motion sensors, and other sensors. Specifically, the light sensor may include an ambient light sensor that may adjust the brightness of the display screen according to the brightness of ambient light, and a proximity sensor that may turn off the display screen and/or the backlight when the mobile terminal moves to the ear. As one of the motion sensors, the gravity acceleration sensor can detect the acceleration in all directions (generally three axes), and can detect the gravity and the direction when the mobile terminal is stationary, and the mobile terminal can be used for recognizing the gesture of the mobile terminal (such as horizontal and vertical screen switching, related games, magnetometer gesture calibration), vibration recognition related functions (such as pedometer and knocking), and the like; of course, the mobile terminal may also be configured with other sensors such as a gyroscope, a barometer, a hygrometer, a thermometer, an infrared sensor, and the like, which are not described herein.
Those skilled in the art will appreciate that the electronic device structure shown in fig. 1 is not limiting of the electronic device and may include more or fewer components than shown, or may combine certain components, or may be arranged in different components.
As shown in fig. 1, an operating system, a network communication module, a user interface module, and a computer processing program may be included in the memory 1005, which is a type of computer storage medium.
In the terminal shown in fig. 1, the network interface 1004 is mainly used for connecting to a background server and performing data communication with the background server; the user interface 1003 is mainly used for connecting a client (user side) and performing data communication with the client; and the processor 1001 may be configured to call a computer processing program stored in the memory 1005 and perform the following operations:
responsive to a switch control signal;
and controlling the front-end surge suppressing device to enter a first operation state or a second operation state.
Further, the processor 1001 may call a computer program stored in the memory 1005, and further perform the following operations:
when the switch control signal is the starting control signal, controlling the front-end surge suppression device to enter the first operation state, wherein the first operation state is that the front-end surge suppression device executes surge suppression operation;
and when the switch control signal is the closing control signal, controlling the front-end surge suppression device to enter the second operation state, wherein the second operation state is that the front-end surge suppression device does not execute surge suppression operation.
Referring to fig. 2, fig. 2 is a schematic block diagram of a front-end surge suppression device of the present invention, the front-end surge suppression device including:
the slow power-on module is used for controlling the power-on time of the power chip according to preset conduction voltage, after the slow power-on module is connected with a power supply and before the preset conduction voltage is reached, the front-end surge suppressing device is in a buffering stage, namely, the front-end surge suppressing device in the embodiment is not directly conducted after the power supply is connected, and the power chip is controlled to be directly powered on, because the condition that the power chip is directly conducted and controlled to be powered on can increase the surge impact current of the power supply, the power chip is damaged, therefore, in order to avoid the occurrence of the condition, the embodiment delays the power-on time of the power chip through the slow power-on module, so that the power-on speed of the power chip is reduced, the surge impact on the power chip caused by instant power-on is avoided, the influence on a load complete machine system where the power chip is located, such as a multimode optical communication module, the multimode optical communication module is avoided, the effect on the power supply capacity of the optical communication module is not required, the power chip is greatly increased, the power chip can be effectively prevented from being influenced by the power communication based on the preset surge time, and the normal communication is ensured, and the power communication is carried out according to the normal power communication surge time.
The voltage division module is connected to the slow power-on module and used for adjusting the charging power supply of the slow power-on module, the voltage division module is connected to the slow power-on module, the charging power supply of the slow power-on module is adjusted through the voltage division module, specifically, the charging voltage and the charging current of the slow power-on module are adjusted, so that the requirements of the slow power-on module on specific charging voltage and specific charging current are met, the slow power-on module is protected from being influenced by surge current, and the accuracy of the slow power-on module in controlling the power-on time of a power chip is ensured.
The anti-interference module, anti-interference module's input with slowly, the output of anti-interference module with power chip connects, is used for eliminating slowly power module outputs to surge current in the power chip, has surge voltage to the power that slowly power module output to the power chip through anti-interference module to eliminate, has surge voltage to produce surge current in the power that the power chip inserts and causes the damage to the power chip, and then causes the condition of harmful effects to the load complete machine system that the power chip is located.
The switch module is connected in parallel with the slow power-on module and is used for controlling the switch state of the front-end surge suppression device, and the switch module is used for dynamically controlling the switch state of the front-end surge suppression device to dynamically control the switch of the front-end surge suppression device based on actual application requirements.
It should be noted that, as shown in fig. 3, according to the result of the existing test surge current, the primary load switch connected to the back end of the power chip in the operation of the existing surge suppression can only reduce the influence of the surge generated in the power chip on the load complete machine system to a certain extent, but when the surge occurs in the front end of the power chip, the surge at this time will damage the power chip, and the damage of the power chip will affect the load complete machine system where it is located to a certain extent, so based on this situation, the embodiment proposes that the front end of the power chip is connected to the front end surge suppression device, by suppressing the surge generated in the front end of the power chip, the test surge current result is shown in fig. 4, compared with fig. 3, the surge current is effectively suppressed, so as to avoid the damage of the power chip caused by the surge, and further avoid the influence of the power chip on the load complete machine system where the power chip is located, wherein, it is noted that the broken line in fig. 3 and 4 is used for comparison, and concretely, the result of the existing test surge current is shown as a broken line in fig. 3, the broken line, the result of the broken line is shown in fig. 4, and the surge current is shown as the result of the broken line of the surge current is shown in fig. 4, and the surge current is effectively suppressed by the broken line, and the surge current is shown in the front end of the test surge current is shown in fig. 2.
IN fig. 2, 10 is a slow power-up module, 20 is a voltage division module, 30 is an anti-interference module 40 is a switch module, IN is a power supply, and OUT is an input end of a power supply chip.
Further, the slow power-up module includes:
the input end of the charging unit is connected with the power supply; the control end of the conduction unit is connected with the output end of the charging unit, the input end of the conduction unit is connected with the power supply, the output end of the conduction unit is connected with the input end of the anti-interference module, and the conduction unit is used for outputting the accessed power supply to the power supply chip through the anti-interference module when the charging voltage of the charging unit reaches the preset conduction voltage.
It should be noted that, the slow power-up module in this embodiment includes a charging unit and a conducting unit, the charging unit charges based on the accessed power source until reaching the preset conducting voltage, and the charging voltage output by the output end of the charging unit at this time conducts the conducting unit, so as to avoid the surge impact caused by instant power-up to the power chip.
Specifically, referring to fig. 5, the charging unit includes a first capacitor (i.e., C1 in fig. 5) and a first resistor (i.e., R1 in fig. 5) connected in parallel, and the turn-on unit includes a first switching tube (i.e., Q1 in fig. 5);
the first end of the first capacitor, the first end of the first resistor and the input end of the first switching tube are respectively connected with the power supply (i.e. IN IN fig. 5), the second end of the first capacitor and the second end of the first resistor are connected to the control end of the first switching tube, and the output end of the first switching tube is connected with the input end of the anti-interference module.
Referring to fig. 5, it can be seen that the charging unit in this embodiment includes a first capacitor and a first resistor, after a first end of the first capacitor is connected to a power supply, the first capacitor enters a charging state, voltages at two ends rise gradually, and meanwhile, the voltage of the first resistor rises gradually, a current flowing through the first resistor increases gradually, when the first capacitor charges to a stable value (the stable value corresponds to a preset conducting voltage), the current flowing through the first resistor is input to a control end of the first switching tube, the first switching tube is turned on, the input end of the first switching tube starts to be connected to the power supply, and an output end of the first switch outputs the power supply to the power supply chip for supplying power according to the connected power supply, so that damage to the power supply chip caused by a surge impact current existing in direct conduction control of the power supply chip is avoided, and influence on a load complete machine system where the power supply chip is located is avoided.
Further, the voltage dividing module is connected in series with the charging unit, and the voltage dividing module includes a second resistor (i.e., R2 in fig. 5);
the first end of the second resistor is connected with the second end of the first resistor, and the second end of the second resistor is grounded and used for ensuring the normal operation of the front-end surge suppression device.
In this embodiment, the charging power supply of the charging unit is adjusted through the second resistor, specifically, the voltage on the charging unit is adjusted through the second resistor, so that the normal operation of the charging unit is ensured, the requirement of the charging unit on specific charging voltage and specific charging current is met, the charging unit is protected from the influence of surge current, and the accuracy of the charging time of the charging unit for controlling the conducting unit to electrify the power chip is ensured.
Wherein the divided voltage depends on a parameter with the second resistor and a voltage difference between the first resistor and the second resistor.
Further, the anti-interference module comprises a first inductor (i.e., L1 in fig. 5) and a second capacitor (i.e., C2 in fig. 5);
the first inductor is connected between the output end of the first switch tube and the power chip (namely OUT in fig. 5), the first end of the second capacitor is connected to the connection point of the first switch tube and the first inductor, and the second end of the second capacitor is grounded and used for ensuring the normal operation of the front-end surge suppression device.
The output end of the first switch tube is connected with a second capacitor, in the embodiment, the second capacitor is a bypass capacitor, when surge current exists in the power supply output by the first switch tube through the second capacitor, the second capacitor can release stored charges, the stored charges are used for inhibiting or eliminating the surge current, interference of the surge current on a power supply chip is avoided, meanwhile, the first inductor is connected to the output end of the first switch tube, when the surge current with higher frequency components exists in the power supply output by the first switch tube through the first inductor, the frequency with higher frequency components in the power supply is filtered through the filtering effect of the first inductor, so that the surge current is inhibited or eliminated, the filtering of the surge current is further enhanced, and the anti-interference performance of the power supply chip is enhanced.
Further, the switch module comprises a singlechip (i.e. U1 in FIG. 5) and a second switch tube (i.e. Q2 in FIG. 5);
the input end of the second switching tube is connected with the power supply, the output end of the second switching tube is connected to the connection point of the first switching tube and the first inductor, and the control end of the second switching tube is connected with the signal output end of the singlechip, wherein the singlechip can be any singlechip with a signal output end and a signal receiving end, such as a 51 singlechip.
The switch module dynamically controls the switch of the front-end surge suppressing device based on a surge suppressing signal in the power chip or a control signal output by a user, specifically, the switch module in the embodiment is composed of a singlechip and a second switch tube, a signal receiving end (RX) of the singlechip is in communication connection with a wireless signal module in the power chip, and whether the second switch tube is conducted or not is dynamically controlled according to the surge suppressing signal output by the wireless signal module, for example, when a soft start function in the power chip is started to perform surge suppression on a power supply connected with the power chip, the wireless signal module at the moment sends a signal representing that the soft start function is started, for example, a signal "1", after the signal receiving end of the singlechip receives the signal, a signal output end of the singlechip outputs a level for controlling the conduction of the second switch tube to the control end of the second switch tube, so that the power supply is in short-circuited with the slow-up module and the voltage dividing module, and the power supply is directly connected from the input end of the second switch tube to the power chip; when the soft start function in the power chip is closed (including that the power chip is not provided with the soft start function), the wireless signal at the moment can send a signal representing the closing of the soft start function, such as 0, to the singlechip, and after the signal is received by the signal receiving end of the singlechip, the signal output end of the singlechip outputs the level for controlling the closing of the second switching tube to the control end of the second switching tube, so that the power chip is electrified through the slow electrification module and the voltage division module; when the user can judge that the soft start function is insufficient to play a good suppression effect on the surge after inquiring the relevant parameters of the soft start function of the power chip, the user can control the second switching tube to be conducted when the soft start function in the power chip is started through the control signal by sending the control signal to the singlechip, and the surge suppression effect is ensured based on the double suppression of the front-end surge suppression device and the soft start function, so that the dynamic starting of the front-end surge suppression device is realized.
The soft start function is a function for suppressing a surge provided inside the power chip.
In another embodiment, when the singlechip is present in the power chip, the control end of the second switching tube is directly connected with the signal output end of the singlechip in the power chip in a communication manner, that is, the singlechip is not required to be arranged in the switching module, so that the cost is reduced to the greatest extent.
It should be noted that, according to fig. 5, the present embodiment only uses a small number of components to realize the suppression of the front-end surge of the power chip, thereby greatly reducing the surge suppression cost.
Referring to fig. 6, fig. 6 is a flowchart of an embodiment of a control method of a front-end surge suppression device according to the present invention, the control method includes the following steps:
step S10, responding to a switch control signal to control the front-end surge suppression device to enter a first operation state or a second operation state, wherein the first operation state is that the front-end surge suppression device performs a surge suppression operation, and the second operation state is that the front-end surge suppression device does not perform a surge suppression operation.
The switching state of the front-end surge suppressing device in the embodiment can be dynamically controlled based on the actual application situation, specifically, the front-end surge suppressing device responds to the switching control signal output by the power chip to dynamically adjust the switching state of the front-end surge suppressing device, namely, the front-end surge suppressing device enters the first operation state or the second operation state, so that the dynamic switching operation of the front-end surge suppressing device is realized under the condition that the component patches inside the front-end surge suppressing device are not required to be additionally changed or replaced, and the convenience of switching control is improved.
The first operation state is that the switch module in the front-end surge suppression device is turned off, the power supply is transmitted to the power supply chip through the slow power-on module, the voltage division module and the anti-interference module, the second operation state is that the switch module in the front-end surge suppression device is turned on, and the power supply is directly transmitted to the power supply chip through the second switch tube.
It should be noted that, the switch control signal includes an on control signal, the on control signal corresponds to the first operation state, the switch control signal includes an off control signal, and the off control signal corresponds to the second operation state.
Optionally, after the step of controlling the front-end surge suppression device to enter the first or second operation state in response to the switch control signal in step S20, the method further includes:
step S201, in a case of controlling the front-end suppression surge device to enter the first operation state in response to the switch control signal, controlling the power chip to be powered on slowly when detecting that the charging voltage of the front-end suppression surge device reaches a preset on voltage.
When the switch control signal responded by the front-end surge suppression device is an on control signal (namely a surge suppression off signal sent by the power chip or a control signal representing on sent by a user), the front-end surge suppression device enters a first operation state, namely a switch module in the front-end surge suppression device is turned off, the power supply charges the slow power-on module, and when the charging voltage of the slow power-on module reaches a preset on voltage, the power supply is output to the power chip through the anti-interference module, so that the slow power-on of the power chip is controlled.
Step S202, in a case of responding to the switch control signal to control the front-end suppression surge device to enter the second operation state, when detecting that the front-end suppression surge device is turned on, controlling the power chip to directly power up.
When the switch control signal responded by the front-end surge suppression device is a closing control signal (namely a surge suppression opening signal sent by the power chip or a control signal representing closing sent by a user), the front-end surge suppression device enters a second operation state, namely when a switch module in the front-end surge suppression device is conducted, a power supply is directly transmitted to the power chip through the conducted switch module.
In this embodiment, the front-end surge suppressing device is controlled to enter the first operation state or the second operation state by responding to the switch control signal, so that the dynamic switch operation is realized without additionally changing or replacing the component patch inside the front-end surge suppressing device, and the convenience of switch control is improved.
In addition, the embodiment of the invention also provides an electronic device, which comprises a memory, a processor and a computer processing program stored on the memory and capable of running on the processor, wherein the processor realizes the control method of the front-end surge suppression device when executing the computer processing program.
In addition, the invention also provides a computer readable storage medium, wherein the computer readable storage medium is stored with a computer program, and the computer program realizes the control method of the front-end surge suppression device when being executed by a processor.
It should be noted that, in this document, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or system that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or system. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or system that comprises the element.
The foregoing embodiment numbers of the present invention are merely for the purpose of description, and do not represent the advantages or disadvantages of the embodiments.
From the above description of the embodiments, it will be clear to those skilled in the art that the above-described embodiment method may be implemented by means of software plus a necessary general hardware platform, but of course may also be implemented by means of hardware, but in many cases the former is a preferred embodiment. Based on such understanding, the technical solution of the present invention may be embodied essentially or in a part contributing to the prior art in the form of a software product stored in a storage medium (e.g. ROM/RAM, magnetic disk, optical disk) as above, comprising instructions for causing a terminal device (which may be a mobile phone, a computer, a server, an air conditioner, or a network device, etc.) to perform the method of the embodiments of the present invention.
The foregoing description is only of the preferred embodiments of the present invention, and is not intended to limit the scope of the invention, but rather is intended to cover any equivalents of the structures or equivalent processes disclosed herein or in the alternative, which may be employed directly or indirectly in other related arts.
Claims (7)
1. A control method of a front-end surge suppression device, wherein the control method of the front-end surge suppression device is implemented based on the front-end surge suppression device, the front-end surge suppression device is connected between a power supply and a power supply chip, and the front-end surge suppression device comprises:
the input end of the slow power-on module is connected with the power supply, and the slow power-on module is used for controlling the power-on time of the power supply chip according to a preset on voltage;
the voltage division module is connected to the slow power-on module and used for adjusting a charging power supply of the slow power-on module;
the input end of the anti-interference module is connected with the output end of the slow power-on module, and the output end of the anti-interference module is connected with the power chip and is used for eliminating surge current output by the slow power-on module into the power chip;
the switch module is connected with the slow power-on module in parallel and is used for controlling the switch state of the front-end surge suppression device;
the switch module comprises a singlechip and a second switch tube;
the input end of the second switching tube is connected with the power supply, the output end of the second switching tube is connected to the connection point of the slow power-on module and the anti-interference module, and the control end of the second switching tube is connected with the signal output end of the singlechip;
the control method of the front-end surge suppression device comprises the following steps:
responding to a switch control signal to control the front-end surge suppression device to enter a first operation state or a second operation state, wherein the first operation state is that the front-end surge suppression device executes a surge suppression operation, and the second operation state is that the front-end surge suppression device does not execute the surge suppression operation;
under the condition of responding to the switch control signal to control the front-end suppression surge device to enter the first operation state, when detecting that the charging voltage of the front-end suppression surge device reaches a preset conducting voltage, controlling a power chip to slowly power up;
and under the condition of responding to the switch control signal to control the front-end suppression surge device to enter the second operation state, when the switch module in the front-end suppression surge device is detected to be conducted, controlling the power supply to be directly transmitted into the power supply chip through the second switch tube.
2. The control method of the front-end surge suppression device according to claim 1, wherein the power-on-slow module includes:
the input end of the charging unit is connected with the power supply;
the control end of the conduction unit is connected with the output end of the charging unit, the input end of the conduction unit is connected with the power supply, the output end of the conduction unit is connected with the input end of the anti-interference module, and the conduction unit is used for outputting the accessed power supply to the power supply chip through the anti-interference module when the charging voltage of the charging unit reaches the preset conduction voltage.
3. The control method of the front-end surge suppressing device according to claim 2, wherein the charging unit includes a first capacitor and a first resistor connected in parallel, and the conduction unit includes a first switching tube;
the first end of the first capacitor, the first end of the first resistor and the input end of the first switch tube are respectively connected with the power supply;
the second end of the first capacitor is connected with the second end of the first resistor and is connected with the control end of the first switch tube;
the output end of the first switching tube is connected with the input end of the anti-interference module.
4. The control method of the front-end surge suppression device according to claim 3, wherein the voltage dividing module is connected in series with the charging unit, the voltage dividing module including a second resistor;
the first end of the second resistor is connected with the second end of the first resistor, and the second end of the second resistor is grounded.
5. The method for controlling a front-end surge suppression device according to claim 4, wherein the anti-interference module includes a first inductor and a second capacitor;
the first inductor is connected between the output end of the first switch tube and the power supply chip, the first end of the second capacitor is connected to the connection point of the first switch tube and the first inductor, and the second end of the second capacitor is grounded.
6. An electronic device, the electronic device comprising: a memory, a processor, and a computer processing program stored on the memory and executable on the processor, the processor implementing the control method of the front-end surge suppression device according to any one of claims 1 to 5 when the computer processing program is executed.
7. A computer-readable storage medium, wherein a computer program is stored on the computer-readable storage medium, which when executed by a processor, implements the control method of the front-end surge suppression device according to any one of claims 1 to 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310514836.2A CN116231610B (en) | 2023-05-09 | 2023-05-09 | Front-end surge suppression device, control method, electronic device and readable storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310514836.2A CN116231610B (en) | 2023-05-09 | 2023-05-09 | Front-end surge suppression device, control method, electronic device and readable storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN116231610A CN116231610A (en) | 2023-06-06 |
| CN116231610B true CN116231610B (en) | 2023-08-01 |
Family
ID=86580983
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310514836.2A Active CN116231610B (en) | 2023-05-09 | 2023-05-09 | Front-end surge suppression device, control method, electronic device and readable storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116231610B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105450089A (en) * | 2016-01-26 | 2016-03-30 | 河南正大起重设备有限公司 | Soft-starting intelligent module for crane |
| CN205945579U (en) * | 2016-07-14 | 2017-02-08 | 哈尔滨兴亚技术有限公司 | Drive electrical apparatus |
| CN212463093U (en) * | 2020-04-30 | 2021-02-02 | 临涣焦化股份有限公司 | Starting device of pulverizer |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| SU1077005A1 (en) * | 1983-01-10 | 1984-02-29 | Абаканский Филиал Красноярского Политехнического Института | Method of limiting switching surges under cutting current in circuit breaker |
| JP5480750B2 (en) * | 2010-08-09 | 2014-04-23 | 本田技研工業株式会社 | Semiconductor device driving apparatus and method |
| CN107027334A (en) * | 2015-12-01 | 2017-08-08 | 富士电机株式会社 | Surge current prevents circuit |
| CN108336722B (en) * | 2018-04-11 | 2024-01-16 | 四川升华电源科技有限公司 | Parallel surge suppression circuit |
| CN210927452U (en) * | 2019-12-28 | 2020-07-03 | 上海派能能源科技股份有限公司 | Slow starting circuit |
| CN112769111B (en) * | 2020-12-24 | 2023-03-28 | 京信通信技术(广州)有限公司 | Surge circuit, surge suppression method, electric tuning controller and antenna |
| CN216056334U (en) * | 2021-10-13 | 2022-03-15 | 太仓市同维电子有限公司 | Reverse connection prevention slow start direct current circuit |
| CN114465473B (en) * | 2022-02-21 | 2024-10-01 | 中南大学 | Switching power supply circuit with digital surge current suppression function and electronic equipment |
-
2023
- 2023-05-09 CN CN202310514836.2A patent/CN116231610B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105450089A (en) * | 2016-01-26 | 2016-03-30 | 河南正大起重设备有限公司 | Soft-starting intelligent module for crane |
| CN205945579U (en) * | 2016-07-14 | 2017-02-08 | 哈尔滨兴亚技术有限公司 | Drive electrical apparatus |
| CN212463093U (en) * | 2020-04-30 | 2021-02-02 | 临涣焦化股份有限公司 | Starting device of pulverizer |
Non-Patent Citations (1)
| Title |
|---|
| 直流电机软启动器的设计;刘健;中国优秀硕士论文电子期刊网;全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN116231610A (en) | 2023-06-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3416273B1 (en) | Power supply circuit for load, and terminal | |
| KR20170134745A (en) | A terminal control method and apparatus, and a terminal | |
| WO2015078342A1 (en) | Method for acquiring memory information, and terminal | |
| CN109873636B (en) | Frequency adjustment method and mobile terminal | |
| US12114141B2 (en) | Mobile terminal and control method | |
| CN106532876B (en) | Power supply control method and device and computer equipment | |
| CN110830127B (en) | Radio frequency parameter processing method and device, mobile terminal and storage medium | |
| US20220263589A1 (en) | Digital pre-distortion processing method and electronic device | |
| WO2015126148A1 (en) | Memory initializing method and electronic device supporting the same | |
| CN116231610B (en) | Front-end surge suppression device, control method, electronic device and readable storage medium | |
| CN112199005A (en) | Content display method, content display device, storage medium and mobile terminal | |
| CN111308303B (en) | Method and device for detecting radio frequency power amplifier of mobile terminal | |
| CN111384754B (en) | Charging method, charging device, storage medium and mobile terminal | |
| CN114759782A (en) | Control method and device of power supply circuit, electronic equipment and readable storage medium | |
| CN111342519B (en) | Charging control method and device, storage medium and mobile terminal | |
| CN111193558B (en) | Radio frequency parameter calibration method and device, storage medium and mobile terminal | |
| CN110086508B (en) | Voltage adjusting method, system, storage medium and mobile terminal | |
| CN109672242B (en) | Terminal charging control method and device and storage medium | |
| CN112433694A (en) | Light intensity adjusting method and device, storage medium and mobile terminal | |
| CN111355836A (en) | Flashlight control method and device, storage medium and mobile terminal | |
| CN112558749B (en) | Power supply control method and device, storage medium and mobile terminal | |
| US20200028957A1 (en) | Control method and device for sensors of mobile terminal, storage medium and mobile terminal | |
| CN216959895U (en) | Protection circuit and mobile terminal | |
| WO2022080636A1 (en) | Electronic device and control method thereof | |
| CN109995441B (en) | Communication information processing method, device and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: Front end surge suppression device, control method, electronic device, and readable storage medium Granted publication date: 20230801 Pledgee: Chengdu SME financing Company Limited by Guarantee Pledgor: TRIXON COMMUNICATION TECHNOLOGY Corp.,Ltd. Registration number: Y2024980033421 |