CN116014693A - Method and system for inhibiting asymmetric fault current of GFM-VSC grid-connected system - Google Patents

Method and system for inhibiting asymmetric fault current of GFM-VSC grid-connected system Download PDF

Info

Publication number
CN116014693A
CN116014693A CN202310118085.2A CN202310118085A CN116014693A CN 116014693 A CN116014693 A CN 116014693A CN 202310118085 A CN202310118085 A CN 202310118085A CN 116014693 A CN116014693 A CN 116014693A
Authority
CN
China
Prior art keywords
phase
internal potential
virtual
gfm
vsc
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202310118085.2A
Other languages
Chinese (zh)
Other versions
CN116014693B (en
Inventor
孙华东
杜毅
郑超
杨大业
李文锋
吕思卓
宋瑞华
陈怡君
连攀杰
邓嘉卿
姜静雅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
China Electric Power Research Institute Co Ltd CEPRI
Original Assignee
China Electric Power Research Institute Co Ltd CEPRI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by China Electric Power Research Institute Co Ltd CEPRI filed Critical China Electric Power Research Institute Co Ltd CEPRI
Priority to CN202310118085.2A priority Critical patent/CN116014693B/en
Publication of CN116014693A publication Critical patent/CN116014693A/en
Application granted granted Critical
Publication of CN116014693B publication Critical patent/CN116014693B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Supply And Distribution Of Alternating Current (AREA)

Abstract

The invention provides a method and a system for inhibiting asymmetric fault current of a GFM-VSC grid-connected system, wherein the method comprises the steps of generating virtual port voltage and virtual internal potential after a virtual coordinate system is constructed by shifting the port voltage and the internal potential of each phase in the GFM-VSC system, judging whether compensation is carried out according to the relative positions of the virtual internal potential and the virtual port voltage of each phase of the GFM-VSC system under large disturbance by phase separation, calculating the amplitude-phase compensation value of the internal potential of each phase, and changing the internal potential of each phase of the GFM-VSC system based on the amplitude-phase compensation value of the internal potential of each phase, so that the system current always meets the maximum current constraint allowed by equipment, and further realizing fault current inhibition of the GFM-VSC system under asymmetric faults. The method and the system not only ensure the transient safety and stability of the GFM-VSC grid-connected system, but also do not influence the voltage source support advantage of the GFM-VSC grid-connected system, so that the transient current inhibition effect and the power synchronous control characteristic of the grid-connected system are obviously improved.

Description

Method and system for inhibiting asymmetric fault current of GFM-VSC grid-connected system
Technical Field
The invention relates to the field of grid-connected converters, and more particularly, to a method and system for suppressing asymmetric fault currents of a GFM-VSC grid-connected system.
Background
With the continuous development of new energy power generation, the power supply structure of the current power system is obviously changed, the duty ratio of the traditional synchronous power generation equipment is gradually reduced, the permeability of the power electronic power supply with a voltage source converter (voltage source converter, VSC) as an interface is continuously increased, the potential of the power electronic power supply based on the VSC is further explored, and the method is an urgent need for the development of the future power grid.
In recent years, as a new idea, a Grid Forming (GFM) technology is widely focused by controlling and remolding a VSC system to enable the VSC system to have functions provided by a conventional synchronous machine. At present, research on the GFM-VSC system under small disturbance is mature, however, due to the weak overcurrent capacity of the power electronic switching device, transient safe and stable operation of the GFM-VSC system under large disturbance is still one of key factors for restricting the application of the GFM-VSC system. How to design a reasonable amplitude limiting method not only ensures the transient safety and stability of the system, but also does not influence the voltage source support advantage of the GFM-VSC system, which is a difficult problem to be solved urgently. Under the condition of symmetrical power grid voltage faults, the fault current suppression can be better realized by the existing corresponding current limiting method, but the fault current suppression method under the asymmetric faults is still lacking. For this purpose,
disclosure of Invention
In order to solve the problem that transient safe and stable operation of a GFM-VSM system is restricted under large disturbance in the prior art, the invention provides a method and a system for inhibiting asymmetric fault current of the GFM-VSC grid-connected system.
According to one aspect of the invention, the invention provides a method for inhibiting asymmetric fault current of a GFM-VSC grid-connected system, which comprises the following steps:
when the power grid voltage has an asymmetric fault, acquiring port voltages and internal potentials of each phase in the GFM-VSM system;
the port voltage and the internal potential of each phase are respectively subjected to phase shifting and coordinate exchange to obtain virtual port voltage and virtual internal potential of each phase;
determining the criterion result of each phase according to the virtual interface voltage and the virtual internal potential of each phase and each corresponding starting criterion;
respectively calculating the internal potential amplitude-phase compensation value of each phase according to the criterion result of each phase;
the internal potential of each phase of the GFM-VSM system is changed based on the internal potential amplitude phase compensation value of each phase, and the transient current of each phase is controlled not to exceed the maximum current allowed by the device.
Optionally, when the grid voltage has an asymmetric fault, acquiring port voltages and internal potentials of each phase in the GFM-VSM system, where the expressions of the port voltages and the internal potentials of each phase are:
Figure BDA0004079318730000021
/>
wherein u is vsc,a ,u vsc,b ,u vsc,c The port voltages of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, e a ,e b ,e c GFM-Internal potentials of the A, B, C phases of the VSM system, u ma ,u mb ,u mc The port voltage amplitudes of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, theta is the port voltage phase, e ma ,e mb ,e mc The internal potential amplitude values of the A phase, the B phase and the C phase of the GFM-VSM system under the abc coordinate system are respectively.
Optionally, the phase shifting and coordinate exchanging are performed on the port voltage and the internal potential of each phase, and the obtaining the virtual port voltage and the virtual internal potential of each phase includes:
the port voltage and the internal potential of i phase of the GFM-VSM system are respectively shifted by 120 degrees and 240 degrees, three groups of virtual port voltages and three groups of virtual internal potentials of i phase under an abc coordinate system are generated, and the expressions are as follows:
Figure BDA0004079318730000022
where i ε { a, b, c }, u vsc,ia ,u vsc,ib ,u vsc,ic Three groups of virtual port voltages, e, of i phases in abc coordinate system ia ,e ib ,e ic Three sets of virtual internal potentials of the i-phase in an abc coordinate system respectively;
converting three groups of virtual port voltages and three groups of virtual internal potentials of the i phase under an abc coordinate system into two groups of virtual port voltages and two groups of virtual internal potentials of the i phase under a dq coordinate system through a coordinate change matrix, wherein the expression is as follows:
Figure BDA0004079318730000031
wherein u is id And u iq Two sets of virtual port voltages, e, in dq coordinate system for i-phase respectively id And e iq Two sets of virtual internal potentials, T, of i-phase in dq coordinate system i abc/dq The rotation angles are sequentially different by 120 degrees for the coordinate change matrix of the i phase.
Optionally, the determining the criterion result of each phase according to the virtual interface voltage and the virtual internal potential of each phase and each corresponding starting criterion includes:
when the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system meet the starting criterion of the i phase, the criterion result is output enabling information 1, wherein the expression of the starting criterion of the i phase is as follows:
Figure BDA0004079318730000032
wherein X is F Inductive reactance of a low-pass filter inductance of the GFM-VSC system; i O,max Maximum current value allowed for the device;
when the virtual interface voltage and the virtual internal potential of the i phase do not meet the starting criterion of the i phase, the criterion result is output enabling information 0.
Optionally, the calculating the internal potential amplitude phase compensation value of each phase according to the criterion result of each phase includes:
when the criterion result of the i phase is output enabling information 1, calculating the internal potential phase compensation minimum value and the maximum value of the i phase based on the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system, wherein the calculation formula is as follows:
Figure BDA0004079318730000041
in the formula, delta theta mini And delta theta maxi The minimum value and the maximum value of the internal potential phase compensation of i phase of the GFM-VSC system are respectively compensated;
let delta theta i ∈(Δθ mini ,Δθ maxi ) According to the delta theta i And calculating the i-phase internal potential amplitude compensation minimum value and the maximum value by the virtual interface voltage and the virtual internal potential of the i-phase under the dq coordinate system, wherein the calculation formula is as follows:
Figure BDA0004079318730000042
wherein Δe i,min And delta e i,max The minimum value and the maximum value of the internal potential amplitude compensation of the i phase of the GFM-VSC system are respectively compensated;
order the
Figure BDA0004079318730000043
Delta e i And delta theta i Each phase compensation value is respectively an internal potential amplitude compensation value when the i phase meets a starting criterion;
when the criterion result of the i phase is output enable information 0, the internal potential amplitude compensation values of the i phase are all 0.
Optionally, said changing the internal potential of each phase of the GFM-VSM system based on the internal potential amplitude phase compensation value of each phase, controlling the transient current of each phase to not exceed the maximum current allowed by the device, comprises:
adding the internal potential amplitude-phase compensation value of each phase with the internal potential amplitude-phase value of each phase obtained when the power grid voltage has an asymmetric fault, and determining the adjusted internal potential of each phase of the GFM-VSM system;
performing internal potential reference voltage synthesis according to the adjusted internal potential of each phase, and determining the internal potential after each phase synthesis, wherein the internal potential reference voltage synthesis comprises voltage synthesis and PWM modulation;
and directly changing the internal potential of each phase of the GFM-VSC system according to the synthesized internal potential output control command of each phase, so that the transient current of each phase does not exceed the maximum current allowed by the equipment.
According to another aspect of the present invention, there is provided a system for suppressing asymmetric fault current of a GFM-VSC grid-connected system, the system comprising:
the data acquisition module is used for acquiring port voltage and internal potential of each phase in the GFM-VSM system when the power grid voltage has an asymmetric fault;
the phase shift conversion module is used for respectively carrying out phase shift and coordinate exchange on the port voltage and the internal potential of each phase to obtain virtual port voltage and virtual internal potential of each phase;
the split-phase starting module is used for determining the criterion result of each phase according to the virtual interface voltage and the virtual internal potential of each phase and each corresponding starting criterion;
the phase-splitting compensation module is used for respectively calculating the internal potential amplitude-phase compensation value of each phase according to the criterion result of each phase;
the potential synthesis module is used for changing the internal potential of each phase of the GFM-VSM system based on the internal potential amplitude-phase compensation value of each phase, controlling the transient current of each phase not to exceed the maximum current allowed by the equipment, and acquiring the port voltage and the internal potential of each phase in the GFM-VSM system when the power grid voltage has an asymmetric fault, wherein the port voltage and the internal potential of each phase have the expression:
Figure BDA0004079318730000051
wherein u is vsc,a ,u vsc,b ,u vsc,c The port voltages of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, e a ,e b ,e c Internal potentials of A, B and C phases of GFM-VSM system under abc coordinate system, u ma ,u mb ,u mc The port voltage amplitudes of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, theta is the port voltage phase, e ma ,e mb ,e mc The internal potential amplitude values of the A phase, the B phase and the C phase of the GFM-VSM system under the abc coordinate system are respectively.
Optionally, the phase shift conversion module includes:
the phase shifting submodule is used for shifting the port voltage and the internal potential of the i phase of the GFM-VSM system by 120 degrees and 240 degrees respectively to generate three groups of virtual port voltages and three groups of virtual internal potentials of the i phase under an abc coordinate system, and the expression is as follows:
Figure BDA0004079318730000061
where i ε { a, b, c }, u vsc,ia ,u vsc,ib ,u vsc,ic Three groups of virtual port voltages, e, of i phases in abc coordinate system ia ,e ib ,e ic Three sets of virtual internal potentials of the i-phase in an abc coordinate system respectively;
the transformation submodule is used for respectively converting three groups of virtual port voltages and three groups of virtual internal potentials of the i phase under the abc coordinate system into two groups of virtual port voltages and two groups of virtual internal potentials of the i phase under the dq coordinate system through a coordinate change matrix, and the expression is as follows:
Figure BDA0004079318730000062
wherein u is id And u iq Two sets of virtual port voltages, e, in dq coordinate system for i-phase respectively id And e iq Two sets of virtual internal potentials, T, of i-phase in dq coordinate system i abc/dq The rotation angles are sequentially different by 120 degrees for the coordinate change matrix of the i phase.
Optionally, the split-phase starting module determines a criterion result of each phase according to the virtual interface voltage and the virtual internal potential of each phase and each corresponding starting criterion, including:
when the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system meet the starting criterion of the i phase, the criterion result is output enabling information 1, wherein the expression of the starting criterion of the i phase is as follows:
Figure BDA0004079318730000063
wherein X is F Inductive reactance of a low-pass filter inductance of the GFM-VSC system; i O,max Maximum current value allowed for the device;
when the virtual interface voltage and the virtual internal potential of the i phase do not meet the starting criterion of the i phase, the criterion result is output enabling information 0.
Optionally, the phase-splitting compensation module calculates an internal potential amplitude-phase compensation value of each phase according to the criterion result of each phase, including:
when the criterion result of the i phase is output enabling information 1, calculating the internal potential phase compensation minimum value and the maximum value of the i phase based on the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system, wherein the calculation formula is as follows:
Figure BDA0004079318730000071
in the formula, delta theta mini And delta theta maxi The minimum value and the maximum value of the internal potential phase compensation of i phase of the GFM-VSC system are respectively compensated;
let delta theta i ∈(Δθ min i ,Δθ max i ) According to the delta theta i And calculating the i-phase internal potential amplitude compensation minimum value and the maximum value by the virtual interface voltage and the virtual internal potential of the i-phase under the dq coordinate system, wherein the calculation formula is as follows:
Figure BDA0004079318730000072
wherein Δe i,min And delta e i,max The minimum value and the maximum value of the internal potential amplitude compensation of the i phase of the GFM-VSC system are respectively compensated;
order the
Figure BDA0004079318730000073
Delta e i And delta theta i Each phase compensation value is respectively an internal potential amplitude compensation value when the i phase meets a starting criterion;
when the criterion result of the i phase is output enable information 0, the internal potential amplitude compensation values of the i phase are all 0.
Optionally, the potential synthesis module changes an internal potential of each phase of the GFM-VSM system based on an internal potential amplitude phase compensation value of each phase, controls a transient current of each phase to not exceed a maximum current allowed by the device, including:
adding the internal potential amplitude-phase compensation value of each phase with the internal potential amplitude-phase value of each phase obtained when the power grid voltage has an asymmetric fault, and determining the adjusted internal potential of each phase of the GFM-VSM system;
performing internal potential reference voltage synthesis according to the adjusted internal potential of each phase, and determining the internal potential after each phase synthesis, wherein the internal potential reference voltage synthesis comprises voltage synthesis and PWM modulation;
and directly changing the internal potential of each phase of the GFM-VSC system according to the synthesized internal potential output control command of each phase, so that the transient current of each phase does not exceed the maximum current allowed by the equipment.
According to the method and the system for inhibiting the asymmetric fault current of the GFM-VSC grid-connected system, which are provided by the technical scheme of the invention, the virtual port voltage and the virtual internal potential are generated after the port voltage and the internal potential of each phase in the GFM-VSC system are respectively phase-shifted to construct a virtual coordinate system, whether compensation is carried out is determined by judging the relative positions of the virtual internal potential of each phase and the virtual port voltage of the GFM-VSC system under large disturbance, the internal potential amplitude-phase compensation value of each phase is calculated, and then the internal potential of each phase of the GFM-VSM system is changed based on the internal potential amplitude-phase compensation value of each phase, so that the system current always meets the maximum current constraint allowed by equipment, and the fault current inhibition of the GFM-VSC system under the asymmetric fault is realized. Compared with the prior art, the invention has the following beneficial effects:
1) Meanwhile, fault current suppression under three-phase symmetrical faults and asymmetrical faults is realized, and a voltage current inner loop control link required by a GFM-VSC control system is omitted;
2) The modulation wave of the GFM-VSC system is directly changed, delay caused by control bandwidth is not needed to be considered, and the dynamic response speed is high;
3) The power synchronous control outer ring of the GFM-VSC system always acts, so that the problems of saturation, transient instability and the like of an outer ring controller are avoided;
4) The internal potential amplitude-phase compensation does not affect the stability of the existing GFM-VSC control system, and simultaneously the transient response performance of the system is optimized.
Drawings
Exemplary embodiments of the present invention may be more completely understood in consideration of the following drawings:
fig. 1 is a flow chart of a method for suppressing asymmetric fault currents of a GFM-VSC grid-connected system according to a preferred embodiment of the invention;
FIG. 2 is a graph comparing one effect of suppressing asymmetric fault currents of a GFM-VSM grid-tie system according to the method of the present preferred embodiment;
FIG. 3 is a graph comparing another effect of suppressing asymmetric fault currents of a GFM-VSM grid-tie system according to the method of the present preferred embodiment;
fig. 4 is a system for suppressing asymmetric fault currents of a GFM-VSC grid-connected system in accordance with a preferred embodiment of the invention.
Detailed Description
The exemplary embodiments of the present invention will now be described with reference to the accompanying drawings, however, the present invention may be embodied in many different forms and is not limited to the examples described herein, which are provided to fully and completely disclose the present invention and fully convey the scope of the invention to those skilled in the art. The terminology used in the exemplary embodiments illustrated in the accompanying drawings is not intended to be limiting of the invention. In the drawings, like elements/components are referred to by like reference numerals.
Unless otherwise indicated, terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art. In addition, it will be understood that terms defined in commonly used dictionaries should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense.
Exemplary method
The GFM-VSC grid-connected system in the preferred embodiment adopts a typical GFM technical scheme based on virtual synchronous machine control, wherein the VSC converts direct current input by direct current equipment into alternating current and transmits the alternating current to an alternating current power grid. When the voltage on the side of the alternating current power grid generates large disturbance, how to realize the voltage source support advantage of the VSC and ensure the transient safe and stable operation of the VSC is the technical problem to be solved by the application.
Fig. 1 is a flow chart of a method for suppressing asymmetric fault currents of a GFM-VSC grid-connected system according to a preferred embodiment of the invention. As shown in fig. 1, the method for suppressing the asymmetric fault current of the GFM-VSC grid-connected system according to the preferred embodiment starts in step 101.
In step 101, the port voltages and internal potentials of each phase in the GFM-VSM system are obtained when an asymmetric fault occurs in the grid voltage.
Preferably, when the grid voltage has an asymmetric fault, the port voltage and the internal potential of each phase in the GFM-VSM system are obtained, wherein the expression of the port voltage and the internal potential of each phase is:
Figure BDA0004079318730000101
wherein u is vsc,a ,u vsc,b ,u vsc,c The port voltages of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, e a ,e b ,e c Internal potentials of A, B and C phases of GFM-VSM system under abc coordinate system, u ma ,u mb ,u mc The port voltage amplitudes of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, theta is the port voltage phase, e ma ,e mb ,e mc The internal potential amplitude values of the A phase, the B phase and the C phase of the GFM-VSM system under the abc coordinate system are respectively.
In step 102, the port voltages and the internal potentials of the phases are respectively phase-shifted and coordinate-exchanged to obtain virtual port voltages and virtual internal potentials of the phases.
Preferably, the phase shifting and coordinate exchanging are performed on the port voltage and the internal potential of each phase, respectively, and the obtaining the virtual port voltage and the virtual internal potential of each phase includes:
the port voltage and the internal potential of i phase of the GFM-VSM system are respectively shifted by 120 degrees and 240 degrees, three groups of virtual port voltages and three groups of virtual internal potentials of i phase under an abc coordinate system are generated, and the expressions are as follows:
Figure BDA0004079318730000102
where i ε { a, b, c }, u vsc,ia ,u vsc,ib ,u vsc,ic Three groups of virtual port voltages, e, of i phases in abc coordinate system ia ,e ib ,e ic Three sets of virtual internal potentials of the i-phase in an abc coordinate system respectively;
converting three groups of virtual port voltages and three groups of virtual internal potentials of the i phase under an abc coordinate system into two groups of virtual port voltages and two groups of virtual internal potentials of the i phase under a dq coordinate system through a coordinate change matrix, wherein the expression is as follows:
Figure BDA0004079318730000111
wherein u is id And u iq Two sets of virtual port voltages, e, in dq coordinate system for i-phase respectively id And e iq Two sets of virtual internal potentials, T, of i-phase in dq coordinate system i abc/dq The rotation angles are sequentially different by 120 degrees for the coordinate change matrix of the i phase.
In step 103, the criterion result of each phase is determined according to the virtual interface voltage and virtual internal potential of each phase and each corresponding starting criterion.
Preferably, the determining the criterion result of each phase according to the virtual interface voltage and the virtual internal potential of each phase and each corresponding starting criterion includes:
when the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system meet the starting criterion of the i phase, the criterion result is output enabling information 1, wherein the expression of the starting criterion of the i phase is as follows:
Figure BDA0004079318730000112
wherein X is F Inductive reactance of a low-pass filter inductance of the GFM-VSC system; i O,max Maximum current value allowed for the device;
when the virtual interface voltage and the virtual internal potential of the i phase do not meet the starting criterion of the i phase, the criterion result is output enabling information 0.
In step 104, the internal potential amplitude phase compensation value of each phase is calculated according to the criterion result of each phase.
Preferably, the calculating the internal potential amplitude phase compensation value of each phase according to the criterion result of each phase includes:
when the criterion result of the i phase is output enabling information 1, calculating the internal potential phase compensation minimum value and the maximum value of the i phase based on the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system, wherein the calculation formula is as follows:
Figure BDA0004079318730000121
in the formula, delta theta mini And delta theta maxi The minimum value and the maximum value of the internal potential phase compensation of i phase of the GFM-VSC system are respectively compensated;
let delta theta i ∈(Δθ min i ,Δθ max i ) According to the delta theta i And calculating the i-phase internal potential amplitude compensation minimum value and the maximum value by the virtual interface voltage and the virtual internal potential of the i-phase under the dq coordinate system, wherein the calculation formula is as follows:
Figure BDA0004079318730000122
wherein Δe i,min And delta e i,max The minimum value and the maximum value of the internal potential amplitude compensation of the i phase of the GFM-VSC system are respectively compensated;
order the
Figure BDA0004079318730000123
Delta e i And delta theta i Each phase compensation value is respectively an internal potential amplitude compensation value when the i phase meets a starting criterion;
when the criterion result of the i phase is output enable information 0, the internal potential amplitude compensation values of the i phase are all 0.
In the present embodiment, the basis for determining the output enable information 1 as the basis for performing the phase separation compensation, and the basis for determining the output enable information 0 as the basis for not performing the phase separation compensation are merely examples, and do not constitute a limitation of the technical solution of the present invention. It is within the scope of the present invention to determine the output enable information 0 as the basis for phase separation compensation, or to output other enable information marks as the basis for phase separation compensation.
In addition, from the point of consideration of transient support capability and self safety of the GFM-VSC grid-connected system, 1/2 of the maximum compensation phase and the maximum compensation amplitude can be selected as an internal potential phase compensation value and an internal potential amplitude compensation value, so that after the specific positions of the compensated internal potentials of all phases are determined, specific values of direct compensation of the internal potential amplitude and phase of all phases are obtained.
In step 105, the internal potential of each phase of the GFM-VSM system is varied based on the internal potential amplitude phase compensation value of each phase, and the transient current of each phase is controlled to not exceed the maximum current allowed by the device.
Preferably, said changing the internal potential of each phase of the GFM-VSM system based on the internal potential amplitude phase compensation value of each phase controls the transient current of each phase to not exceed the maximum current allowed by the device, comprising:
adding the internal potential amplitude-phase compensation value of each phase with the internal potential amplitude-phase value of each phase obtained when the power grid voltage has an asymmetric fault, and determining the adjusted internal potential of each phase of the GFM-VSM system;
performing internal potential reference voltage synthesis according to the adjusted internal potential of each phase, and determining the internal potential after each phase synthesis, wherein the internal potential reference voltage synthesis comprises voltage synthesis and PWM modulation;
and directly changing the internal potential of each phase of the GFM-VSC system according to the synthesized internal potential output control command of each phase, so that the transient current of each phase does not exceed the maximum current allowed by the equipment.
FIG. 2 is a graph comparing one effect of suppressing asymmetric fault currents of a GFM-VSM grid-tie system according to the method of the preferred embodiment. The simulation working condition designed in the figure 2 is an initial state, and the GFM-VSC grid-connected system operates normally; at 1.0s, the A-phase voltage amplitude of the power grid drops to 0.1pu; after the fault lasts for 0.3s, the power grid voltage is recovered to be normal. As can be seen from FIGS. 2 (c 1) and (d 1), the port current value of each phase exceeds I in the case of single-phase failure O,max At the same timeThe output power continuously oscillates, and the maximum amplitude is 100kW; as can be seen from FIGS. 2 (c 2) and (d 2) after the method according to the preferred embodiment, the transient currents of each phase conform to I O,max The output power fluctuation amplitude is constrained and reduced to 28kW.
FIG. 3 is a graph comparing another effect of suppressing asymmetric fault currents of a GFM-VSM grid tie system according to the method of the present preferred embodiment. The simulation working condition designed in the figure 3 is an initial state, and the GFM-VSC grid-connected system operates normally; at 1.0s, the A, B two-phase voltage amplitude of the power grid drops to 0.1pu; after the fault lasts for 0.3s, the power grid voltage is recovered to be normal. As can be seen from fig. 3, after the method according to the preferred embodiment is adopted in the more serious two-phase voltage sag fault, the transient current suppression effect and the power synchronization control characteristic of the GFM-VSC grid-connected system are also significantly improved.
In summary, the method for inhibiting the asymmetric fault current of the GFM-VSM grid-connected system according to the preferred embodiment not only ensures the transient safety and stability of the GFM-VSC grid-connected system, but also does not influence the voltage source support advantage of the GFM-VSC grid-connected system, so that the transient current inhibition effect and the power synchronous control characteristic of the grid-connected system are obviously improved.
Exemplary System
Fig. 4 is a system for suppressing asymmetric fault currents of a GFM-VSC grid-connected system in accordance with a preferred embodiment of the invention. As shown in fig. 4, the system 400 performs data interaction with VSCs in a GFM-VSC grid-connected system, which includes:
the data acquisition module 401 is configured to acquire port voltages and internal potentials of phases in the GFM-VSM system when an asymmetric fault occurs in the grid voltage.
Preferably, the data acquisition module 401 acquires the port voltage and the internal potential of each phase in the GFM-VSM system when the grid voltage has an asymmetric fault, where the expression of the port voltage and the internal potential of each phase is:
Figure BDA0004079318730000141
/>
wherein u is vsc,a ,u vsc,b ,u vsc,c The port voltages of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, e a ,e b ,e c Internal potentials u of A, B and C phases of GFM-VSM system under abc coordinate system ma ,u mb ,u mc The port voltage amplitudes of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, theta is the port voltage phase, e ma ,e mb ,e mc The internal potential amplitude values of the A phase, the B phase and the C phase of the GFM-VSM system under the abc coordinate system are respectively. .
The phase shift conversion module 402 is configured to perform phase shift and coordinate exchange on the port voltage and the internal potential of each phase, so as to obtain a virtual port voltage and a virtual internal potential of each phase;
preferably, the phase shift conversion module 402 includes:
the phase shifting submodule 421 is configured to shift the port voltage and the internal potential of the i phase of the GFM-VSM system by 120 ° and 240 °, respectively, to generate three groups of virtual port voltages and three groups of virtual internal potentials of the i phase under the abc coordinate system, where the expressions are as follows:
Figure BDA0004079318730000151
where i ε { a, b, c }, u vsc,ia ,u vsc,ib ,u vsc,ic Three groups of virtual port voltages, e, of i phases in abc coordinate system ia ,e ib ,e ic Three sets of virtual internal potentials of the i-phase in an abc coordinate system respectively;
the transformation submodule 422 is configured to convert three sets of virtual port voltages and three sets of virtual internal potentials of the i-phase in the abc coordinate system into two sets of virtual port voltages and two sets of virtual internal potentials of the i-phase in the dq coordinate system through the coordinate change matrix, where the expression is as follows:
Figure BDA0004079318730000152
wherein u is id And u iq Two sets of virtual port voltages, e, in dq coordinate system for i-phase respectively id And e iq Two sets of virtual internal potentials, T, of i-phase in dq coordinate system i abc/dq The rotation angles are sequentially different by 120 degrees for the coordinate change matrix of the i phase.
The split-phase starting module 403 is configured to determine a criterion result of each phase according to the virtual interface voltage and the virtual internal potential of each phase and each corresponding starting criterion.
Preferably, the phase separation starting module 403 determines the criterion result of each phase according to the virtual interface voltage and the virtual internal potential of each phase and each corresponding starting criterion, including:
when the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system meet the starting criterion of the i phase, the criterion result is output enabling information 1, wherein the expression of the starting criterion of the i phase is as follows:
Figure BDA0004079318730000153
wherein X is F Inductive reactance of a low-pass filter inductance of the GFM-VSC system; i O,max Maximum current value allowed for the device;
when the virtual interface voltage and the virtual internal potential of the i phase do not meet the starting criterion of the i phase, the criterion result is output enabling information 0.
The phase-splitting compensation module 404 is configured to calculate an internal potential amplitude-phase compensation value of each phase according to the criterion result of each phase.
Preferably, the phase-splitting compensation module calculates the internal potential amplitude-phase compensation value of each phase according to the criterion result of each phase, including:
when the criterion result of the i phase is output enabling information 1, calculating the internal potential phase compensation minimum value and the maximum value of the i phase based on the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system, wherein the calculation formula is as follows:
Figure BDA0004079318730000161
in the formula, delta theta mini And delta theta maxi The minimum value and the maximum value of the internal potential phase compensation of i phase of the GFM-VSC system are respectively compensated;
let delta theta i ∈(Δθ min i ,Δθ max i ) According to the delta theta i And calculating the i-phase internal potential amplitude compensation minimum value and the maximum value by the virtual interface voltage and the virtual internal potential of the i-phase under the dq coordinate system, wherein the calculation formula is as follows:
Figure BDA0004079318730000162
wherein Δe i,min And delta e i,max The minimum value and the maximum value of the internal potential amplitude compensation of the i phase of the GFM-VSC system are respectively compensated;
order the
Figure BDA0004079318730000163
Delta e i And delta theta i Each phase compensation value is respectively an internal potential amplitude compensation value when the i phase meets a starting criterion;
when the criterion result of the i phase is output enable information 0, the internal potential amplitude compensation values of the i phase are all 0.
A potential synthesis module 405 for varying the internal potential of each phase of the GFM-VSM system based on the internal potential amplitude phase compensation value of each phase, controlling the transient current of each phase to not exceed the maximum current allowed by the device.
Preferably, the potential synthesis module 405 changes the internal potential of each phase of the GFM-VSM system based on the internal potential amplitude phase compensation value of each phase, controls the transient current of each phase to not exceed the maximum current allowed by the device, including:
adding the internal potential amplitude-phase compensation value of each phase with the internal potential amplitude-phase value of each phase obtained when the power grid voltage has an asymmetric fault, and determining the adjusted internal potential of each phase of the GFM-VSM system;
performing internal potential reference voltage synthesis according to the adjusted internal potential of each phase, and determining the internal potential after each phase synthesis, wherein the internal potential reference voltage synthesis comprises voltage synthesis and PWM modulation;
and directly changing the internal potential of each phase of the GFM-VSC system according to the synthesized internal potential output control command of each phase, so that the transient current of each phase does not exceed the maximum current allowed by the equipment.
The system for inhibiting the asymmetric fault current of the GFM-VSC grid-connected system according to the preferred embodiment collects the port voltage and the internal potential of each phase in the GFM-VSC system, respectively phase-shifts the port voltage and the internal potential to form a virtual coordinate system, then generates the virtual port voltage and the virtual internal potential, and then phase-judges the relative position of the virtual internal potential of each phase and the virtual port voltage of the GFM-VSC system under large disturbance to determine whether compensation is needed, when the compensation is determined, calculates the internal potential amplitude-phase compensation value of each phase according to the virtual internal potential of each phase and the virtual port voltage, and then changes the internal potential of each phase of the GFM-VSC system based on the internal potential amplitude-phase compensation value of each phase, thereby ensuring that the system current always meets the maximum current constraint allowed by the device.
The invention has been described with reference to a few embodiments. However, as is well known to those skilled in the art, other embodiments than the above disclosed invention are equally possible within the scope of the invention, as defined by the appended patent claims.
Generally, all terms used in the claims are to be interpreted according to their ordinary meaning in the technical field, unless explicitly defined otherwise therein. All references to "a/an/the [ means, component, etc. ]" are to be interpreted openly as referring to at least one instance of said means, component, etc., unless explicitly stated otherwise. The steps of any method disclosed herein do not have to be performed in the exact order disclosed, unless explicitly stated.
It will be appreciated by those skilled in the art that embodiments of the present application may be provided as a method, system, or computer program product. Accordingly, the present application may take the form of an entirely hardware embodiment, an entirely software embodiment, or an embodiment combining software and hardware aspects. Furthermore, the present application may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
The present application is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the application. It will be understood that each flow and/or block of the flowchart illustrations and/or block diagrams, and combinations of flows and/or blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
Finally, it should be noted that: the above embodiments are only for illustrating the technical aspects of the present invention and not for limiting the same, and although the present invention has been described in detail with reference to the above embodiments, it should be understood by those of ordinary skill in the art that: modifications and equivalents may be made to the specific embodiments of the invention without departing from the spirit and scope of the invention, which is intended to be covered by the claims.

Claims (12)

1. A method for suppressing asymmetric fault current of a grid-connected GFM-VSC grid-connected system, the method comprising:
when the power grid voltage has an asymmetric fault, acquiring port voltages and internal potentials of each phase in the GFM-VSM system;
the port voltage and the internal potential of each phase are respectively subjected to phase shifting and coordinate exchange to obtain virtual port voltage and virtual internal potential of each phase;
determining the criterion result of each phase according to the virtual interface voltage and the virtual internal potential of each phase and each corresponding starting criterion;
respectively calculating the internal potential amplitude-phase compensation value of each phase according to the criterion result of each phase;
the internal potential of each phase of the GFM-VSM system is changed based on the internal potential amplitude phase compensation value of each phase, and the transient current of each phase is controlled not to exceed the maximum current allowed by the device.
2. The method of claim 1, wherein the obtaining the port voltage and the internal potential of each phase in the GFM-VSM system when the grid voltage fails asymmetrically, wherein the port voltage and the internal potential of each phase are expressed as:
Figure FDA0004079318710000011
wherein u is vsc,a ,u vsc,b ,u vsc,c The port voltages of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, e a ,e b ,e c A, B of the GFM-VSM system under the abc coordinate system,internal potential of three phases C, u ma ,u mb ,u mc The port voltage amplitudes of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, theta is the port voltage phase, e ma ,e mb ,e mc The internal potential amplitude values of the A phase, the B phase and the C phase of the GFM-VSM system under the abc coordinate system are respectively.
3. The method of claim 2, wherein the phase shifting and coordinate exchanging the port voltage and the internal potential of each phase, respectively, and obtaining the virtual port voltage and the virtual internal potential of each phase comprises:
the port voltage and the internal potential of i phase of the GFM-VSM system are respectively shifted by 120 degrees and 240 degrees, three groups of virtual port voltages and three groups of virtual internal potentials of i phase under an abc coordinate system are generated, and the expressions are as follows:
Figure FDA0004079318710000021
where i ε { a, b, c }, u vsc,ia ,u vsc,ib ,u vsc,ic Three groups of virtual port voltages, e, of i phases in abc coordinate system ia ,e ib ,e ic Three sets of virtual internal potentials of the i-phase in an abc coordinate system respectively;
converting three groups of virtual port voltages and three groups of virtual internal potentials of the i phase under an abc coordinate system into two groups of virtual port voltages and two groups of virtual internal potentials of the i phase under a dq coordinate system through a coordinate change matrix, wherein the expression is as follows:
Figure FDA0004079318710000022
wherein u is id And u iq Two sets of virtual port voltages, e, in dq coordinate system for i-phase respectively id And e iq Two sets of virtual internal potentials, T, of i-phase in dq coordinate system i abc/dq The rotation angles are sequentially different by 120 degrees for the coordinate change matrix of the i phase.
4. A method according to claim 3, wherein said determining the criterion result for each phase based on the virtual interface voltage and virtual internal potential for each phase and each corresponding start criterion comprises:
when the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system meet the starting criterion of the i phase, the criterion result is output enabling information 1, wherein the expression of the starting criterion of the i phase is as follows:
Figure FDA0004079318710000023
wherein X is F Inductive reactance of a low-pass filter inductance of the GFM-VSC system; i O,max Maximum current value allowed for the device;
when the virtual interface voltage and the virtual internal potential of the i phase do not meet the starting criterion of the i phase, the criterion result is output enabling information 0.
5. The method of claim 4, wherein calculating the internal potential amplitude phase compensation value for each phase based on the criterion result for each phase comprises:
when the criterion result of the i phase is output enabling information 1, calculating the internal potential phase compensation minimum value and the maximum value of the i phase based on the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system, wherein the calculation formula is as follows:
Figure FDA0004079318710000031
in the formula, delta theta mini And delta theta maxi The minimum value and the maximum value of the internal potential phase compensation of i phase of the GFM-VSC system are respectively compensated;
let delta theta i ∈(Δθ min i ,Δθ max i ) According to the delta theta i And calculating i-phase internal electricity by virtual interface voltage and virtual internal potential of i-phase under dq coordinate systemThe potential amplitude value compensates the minimum value and the maximum value, and the calculation formula is as follows:
Figure FDA0004079318710000032
wherein Δe i,min And delta e i,max The minimum value and the maximum value of the internal potential amplitude compensation of the i phase of the GFM-VSC system are respectively compensated;
order the
Figure FDA0004079318710000033
Delta e i And delta theta i Each phase compensation value is respectively an internal potential amplitude compensation value when the i phase meets a starting criterion;
when the criterion result of the i phase is output enable information 0, the internal potential amplitude compensation values of the i phase are all 0.
6. The method of claim 5, wherein said varying the internal potential of each phase of the GFM-VSM system based on the internal potential amplitude phase compensation value of each phase controls the transient current of each phase to not exceed the maximum current allowed by the device, comprising:
adding the internal potential amplitude-phase compensation value of each phase with the internal potential amplitude-phase value of each phase obtained when the power grid voltage has an asymmetric fault, and determining the adjusted internal potential of each phase of the GFM-VSM system;
performing internal potential reference voltage synthesis according to the adjusted internal potential of each phase, and determining the internal potential after each phase synthesis, wherein the internal potential reference voltage synthesis comprises voltage synthesis and PWM modulation;
and directly changing the internal potential of each phase of the GFM-VSC system according to the synthesized internal potential output control command of each phase, so that the transient current of each phase does not exceed the maximum current allowed by the equipment.
7. A system for suppressing asymmetric fault currents in a GFM-VSC grid-tie system, the system comprising:
the data acquisition module is used for acquiring port voltage and internal potential of each phase in the GFM-VSM system when the power grid voltage has an asymmetric fault;
the phase shift conversion module is used for respectively carrying out phase shift and coordinate exchange on the port voltage and the internal potential of each phase to obtain virtual port voltage and virtual internal potential of each phase;
the split-phase starting module is used for determining the criterion result of each phase according to the virtual interface voltage and the virtual internal potential of each phase and each corresponding starting criterion;
the phase-splitting compensation module is used for respectively calculating the internal potential amplitude-phase compensation value of each phase according to the criterion result of each phase;
and the potential synthesis module is used for changing the internal potential of each phase of the GFM-VSM system based on the internal potential amplitude phase compensation value of each phase and controlling the transient current of each phase not to exceed the maximum current allowed by the equipment.
8. The system of claim 7, wherein the data acquisition module acquires a port voltage and an internal potential of each phase in the GFM-VSM system when the grid voltage fails asymmetrically, wherein the port voltage and the internal potential of each phase are expressed as:
Figure FDA0004079318710000051
wherein u is vsc,a ,u vsc,b ,u vsc,c The port voltages of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, e a ,e b ,e c Internal potentials of A, B and C phases of GFM-VSM system under abc coordinate system, u ma ,u mb ,u mc The port voltage amplitudes of A, B and C phases of the GFM-VSM system under the abc coordinate system are respectively, theta is the port voltage phase, e ma ,e mb ,e mc The internal potential amplitude values of the A phase, the B phase and the C phase of the GFM-VSM system under the abc coordinate system are respectively.
9. The system of claim 8, wherein the phase shift conversion module comprises:
the phase shifting submodule is used for shifting the port voltage and the internal potential of the i phase of the GFM-VSM system by 120 degrees and 240 degrees respectively to generate three groups of virtual port voltages and three groups of virtual internal potentials of the i phase under an abc coordinate system, and the expression is as follows:
Figure FDA0004079318710000052
where i ε { a, b, c }, u vsc,ia ,u vsc,ib ,u vsc,ic Three groups of virtual port voltages, e, of i phases in abc coordinate system ia ,e ib ,e ic Three sets of virtual internal potentials of the i-phase in an abc coordinate system respectively;
the transformation submodule is used for respectively converting three groups of virtual port voltages and three groups of virtual internal potentials of the i phase under the abc coordinate system into two groups of virtual port voltages and two groups of virtual internal potentials of the i phase under the dq coordinate system through a coordinate change matrix, and the expression is as follows:
Figure FDA0004079318710000053
wherein u is id And u iq Two sets of virtual port voltages, e, in dq coordinate system for i-phase respectively id And e iq Two sets of virtual internal potentials, T, of i-phase in dq coordinate system i abc/dq The rotation angles are sequentially different by 120 degrees for the coordinate change matrix of the i phase.
10. The system of claim 9, wherein the split-phase initiation module determines the criteria results for each phase based on the virtual interface voltage and virtual internal potential for each phase, and each corresponding initiation criteria, comprising:
when the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system meet the starting criterion of the i phase, the criterion result is output enabling information 1, wherein the expression of the starting criterion of the i phase is as follows:
Figure FDA0004079318710000061
wherein X is F Inductive reactance of a low-pass filter inductance of the GFM-VSC system; i O,max Maximum current value allowed for the device;
when the virtual interface voltage and the virtual internal potential of the i phase do not meet the starting criterion of the i phase, the criterion result is output enabling information 0.
11. The system of claim 10, wherein the phase separation compensation module calculates the internal potential amplitude phase compensation value of each phase based on the criterion result of each phase, respectively, comprising:
when the criterion result of the i phase is output enabling information 1, calculating the internal potential phase compensation minimum value and the maximum value of the i phase based on the virtual interface voltage and the virtual internal potential of the i phase under the dq coordinate system, wherein the calculation formula is as follows:
Figure FDA0004079318710000062
in the formula, delta theta mini And delta theta maxi The minimum value and the maximum value of the internal potential phase compensation of i phase of the GFM-VSC system are respectively compensated;
let delta theta i ∈(Δθ min i ,Δθ max i ) According to the delta theta i And calculating the i-phase internal potential amplitude compensation minimum value and the maximum value by the virtual interface voltage and the virtual internal potential of the i-phase under the dq coordinate system, wherein the calculation formula is as follows:
Figure FDA0004079318710000071
wherein Δe i,min And delta e i,max The minimum value and the maximum value of the internal potential amplitude compensation of the i phase of the GFM-VSC system are respectively compensated;
order the
Figure FDA0004079318710000072
Delta e i And delta theta i Each phase compensation value is respectively an internal potential amplitude compensation value when the i phase meets a starting criterion;
when the criterion result of the i phase is output enable information 0, the internal potential amplitude compensation values of the i phase are all 0.
12. The system of claim 11, wherein the potential synthesis module varies the internal potential of each phase of the GFM-VSM system based on the internal potential amplitude phase compensation value of each phase, controls the transient current of each phase to not exceed the maximum current allowed by the device, comprising:
adding the internal potential amplitude-phase compensation value of each phase with the internal potential amplitude-phase value of each phase obtained when the power grid voltage has an asymmetric fault, and determining the adjusted internal potential of each phase of the GFM-VSM system;
performing internal potential reference voltage synthesis according to the adjusted internal potential of each phase, and determining the internal potential after each phase synthesis, wherein the internal potential reference voltage synthesis comprises voltage synthesis and PWM modulation;
and directly changing the internal potential of each phase of the GFM-VSC system according to the synthesized internal potential output control command of each phase, so that the transient current of each phase does not exceed the maximum current allowed by the equipment.
CN202310118085.2A 2023-02-01 2023-02-01 Method and system for inhibiting asymmetric fault current of GFM-VSC grid-connected system Active CN116014693B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310118085.2A CN116014693B (en) 2023-02-01 2023-02-01 Method and system for inhibiting asymmetric fault current of GFM-VSC grid-connected system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310118085.2A CN116014693B (en) 2023-02-01 2023-02-01 Method and system for inhibiting asymmetric fault current of GFM-VSC grid-connected system

Publications (2)

Publication Number Publication Date
CN116014693A true CN116014693A (en) 2023-04-25
CN116014693B CN116014693B (en) 2024-06-21

Family

ID=86019403

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310118085.2A Active CN116014693B (en) 2023-02-01 2023-02-01 Method and system for inhibiting asymmetric fault current of GFM-VSC grid-connected system

Country Status (1)

Country Link
CN (1) CN116014693B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116014692A (en) * 2023-02-01 2023-04-25 中国电力科学研究院有限公司 Network-structured VSC fault current suppression method based on voltage vector dynamic tracking control

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050077878A1 (en) * 2003-10-14 2005-04-14 Dave Carrier Protection methods, protection circuits and protective devices for secondary batteries, a power tool, charger and battery pack adapted to provide protection against fault conditions in the battery pack
CN103840482A (en) * 2014-01-13 2014-06-04 上海理工大学 Method for controlling photovoltaic grid-connected inverter when unsymmetrical fault of power grid happens
CN106537096A (en) * 2014-06-06 2017-03-22 凯文·史蒂芬·戴维斯 Power conversion method and system
CN110198040A (en) * 2019-05-20 2019-09-03 清华大学 Flywheel energy storage system low voltage traversing control method and device based on VSG
CN112583050A (en) * 2019-09-27 2021-03-30 中国电力科学研究院有限公司 Control method and system for multi-VSG inverter loop current suppression and fault handling
CN115513995A (en) * 2022-08-29 2022-12-23 北京四方继保工程技术有限公司 PQ compensation-based network-forming type converter control method and system for weak power grid
DE102021206502A1 (en) * 2021-06-23 2022-12-29 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung eingetragener Verein Control device for a power converter, power converter arrangement and method for controlling a grid-connected power converter

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050077878A1 (en) * 2003-10-14 2005-04-14 Dave Carrier Protection methods, protection circuits and protective devices for secondary batteries, a power tool, charger and battery pack adapted to provide protection against fault conditions in the battery pack
CN103840482A (en) * 2014-01-13 2014-06-04 上海理工大学 Method for controlling photovoltaic grid-connected inverter when unsymmetrical fault of power grid happens
CN106537096A (en) * 2014-06-06 2017-03-22 凯文·史蒂芬·戴维斯 Power conversion method and system
CN110198040A (en) * 2019-05-20 2019-09-03 清华大学 Flywheel energy storage system low voltage traversing control method and device based on VSG
CN112583050A (en) * 2019-09-27 2021-03-30 中国电力科学研究院有限公司 Control method and system for multi-VSG inverter loop current suppression and fault handling
DE102021206502A1 (en) * 2021-06-23 2022-12-29 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung eingetragener Verein Control device for a power converter, power converter arrangement and method for controlling a grid-connected power converter
CN115513995A (en) * 2022-08-29 2022-12-23 北京四方继保工程技术有限公司 PQ compensation-based network-forming type converter control method and system for weak power grid

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
管玮琦: "非理想电网下虚拟同步发电机暂态稳定性研究", 中国优秀硕士论文电子期刊网, 15 January 2020 (2020-01-15) *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116014692A (en) * 2023-02-01 2023-04-25 中国电力科学研究院有限公司 Network-structured VSC fault current suppression method based on voltage vector dynamic tracking control
CN116014692B (en) * 2023-02-01 2024-06-07 中国电力科学研究院有限公司 Network-structured VSC fault current suppression method based on voltage vector dynamic tracking control

Also Published As

Publication number Publication date
CN116014693B (en) 2024-06-21

Similar Documents

Publication Publication Date Title
Mohseni et al. Fault ride-through capability enhancement of doubly-fed induction wind generators
CN108418226B (en) Reactive compensation control method of open-winding double-inverter photovoltaic power generation system
Abokhalil Grid connection control of DFIG for variable speed wind turbines under turbulent conditions
CN112968466B (en) Grid-connected inverter transient control method based on power angle estimation
CN116014693B (en) Method and system for inhibiting asymmetric fault current of GFM-VSC grid-connected system
Dai et al. A novel control system for current source converter based variable speed PM wind power generators
CN113241748B (en) Method and system for suppressing transient overvoltage of power electronic converter accessing weak power grid
CN103259281B (en) There is energy conversion system and the method for negative-sequence current compensation mechanism
Gong et al. A QPR-based low-complexity input current control strategy for the indirect matrix converters with unity grid power factor
JP5498100B2 (en) Inverter control circuit, grid-connected inverter system equipped with this inverter control circuit
Lin et al. Role Determination of Impedance Coupling in GCC with DC-Link Virtual Inertia Control
Zhou et al. Control of wind turbine system
Olloqui et al. Indirect power control of a DFIG using model-based predictive rotor current control with an indirect matrix converter
CN113937789B (en) Voltage source type double-fed fan feedforward damping control method based on fractional order filtering
Chang et al. LVRT control strategy of CSC-PMSG-WGS based on PIR controller
CN109510228B (en) Zero direct current voltage control method and device for MMC
Wiśniewski et al. Power quality improvement of small hydro station
Wang et al. DC-link current optimal control of current source converter in DFIG
Phan et al. An effective rotor current controller for unbalanced stand-alone DFIG systems in the rotor reference frame
Kabat et al. Power quality and low voltage ride through capability enhancement in wind energy system using unified power quality conditioner (UPQC)
Mohseni et al. Using equidistant vector-based hysteresis current regulators in DFIG wind generation systems
Ibrahim et al. VSC-HVDC control system
Liu et al. The current sequence components extraction for dual synchronous rotation frame current control in unbalanced grid conditions
Kwon et al. Automatic command mode transition strategy of direct power control for PMSG MV offshore wind turbines
He et al. Instant Startup and Grid Synchronization of Inverter Based Resources

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant