CN115955465A - Method for automatically writing communication address and cascade equipment - Google Patents

Method for automatically writing communication address and cascade equipment Download PDF

Info

Publication number
CN115955465A
CN115955465A CN202310238800.6A CN202310238800A CN115955465A CN 115955465 A CN115955465 A CN 115955465A CN 202310238800 A CN202310238800 A CN 202310238800A CN 115955465 A CN115955465 A CN 115955465A
Authority
CN
China
Prior art keywords
control unit
chip
communication address
communication
slot
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310238800.6A
Other languages
Chinese (zh)
Inventor
舒伟
衡建南
董汉
陈超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Tsing Standard Automobile Technology Co ltd
Original Assignee
Suzhou Tsing Standard Automobile Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Tsing Standard Automobile Technology Co ltd filed Critical Suzhou Tsing Standard Automobile Technology Co ltd
Priority to CN202310238800.6A priority Critical patent/CN115955465A/en
Publication of CN115955465A publication Critical patent/CN115955465A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Small-Scale Networks (AREA)

Abstract

The invention relates to the technical field of information processing, in particular to a method for automatically writing in a communication address and cascade equipment, wherein the method is applied to the cascade equipment which comprises a first control unit and a second control unit which are connected by a circuit; the first control unit comprises a plurality of pins, each pin is connected with one second control unit through a circuit, a communication address corresponding to information of each pin is stored in the first control unit, and the method comprises the following steps: the first control unit acquires pin information connected with the second control unit through a line. The method for automatically writing the communication address provided by the invention can be used for determining the communication address of the second control unit under the preset corresponding relationship and then writing the communication address into the second control unit by acquiring the pin information connected with the second control unit, so that the uniqueness of the communication address can be improved, and the stability of a communication loop can be improved.

Description

Method for automatically writing communication address and cascade equipment
Technical Field
The present invention relates to the field of electronic technologies, and in particular, to a method and a cascade device for automatically writing a communication address.
Background
Cascading, which means that a plurality of devices are connected into a line in a hand-pulling manner, and this connection manner is generally called cascading;
the communication address has the capability of communicating with other equipment with the same communication function after a communication circuit is designed in each equipment in the communication engineering, however, in the process, the communication address of each communication equipment must be configured to ensure that the communication address of each equipment is unique in the whole communication loop, and the address is the communication address of the equipment;
however, when a plurality of devices are cascaded and powered on, the whole communication loop cannot be used normally because of the non-uniqueness of addresses, all the devices in the whole communication loop must be disassembled, only 1 device is reserved, and the communication addresses are set in sequence, so that the setting of the communication addresses of all the devices in the whole communication loop can be completed, which is especially troublesome in highly integrated multi-board chassis devices.
Disclosure of Invention
It is therefore an objective of the claimed invention to provide a method for automatically writing a communication address, so as to write the communication address.
In a first aspect, an embodiment of the present invention provides a method for automatically writing a communication address, where the method is applied to a cascade device, where the cascade device includes a first control unit and a second control unit that are connected by a line; the first control unit comprises a plurality of pins, each pin is connected with one second control unit through a circuit, a communication address corresponding to information of each pin is stored in the first control unit, and the method comprises the following steps:
the first control unit acquires pin information connected with the second control unit through a line;
the first control unit searches a communication address corresponding to the pin information;
and the first control unit sends the communication address to the second control unit so as to write the communication address into the second control unit.
As an implementable manner, the first control unit includes a first AD chip and a first communication chip, and the first AD chip is in communication connection with the first communication chip; the first AD chip comprises a plurality of pins, each pin is connected with one second control unit through a line, and the method comprises the following steps:
the first AD chip acquires pin information connected with the second control unit through a circuit;
the first AD chip converts the pin information from an analog electric signal into a digital signal and sends the pin information to the first communication chip;
the first communication chip receives the pin information and searches a communication address corresponding to the digital signal of the pin information;
the first communication chip sends the communication address to the first AD chip;
the first AD chip receives the communication address and converts the communication address from a digital signal into an analog electric signal;
and the first AD chip sends the communication address to the second control unit.
As an implementation manner, the cascade device further includes a chassis, a first slot and a second slot are disposed in the chassis, the first control unit is disposed in the first slot, the second control unit is disposed in the second slot, and the first control unit is connected to the second control unit through a circuit inside the chassis; the step of obtaining the pin information connected with the second control unit circuit comprises the following steps:
the first control unit acquires slot information of the second slot installed by the second control unit;
and the first control unit determines the pin information corresponding to the slot information as the pin information which is in line connection with the second control unit.
As an implementable manner, the communication address is preset in the first control unit, and corresponds to the slot information of the second slot one by one through an internal circuit of the chassis.
As an implementable manner, the second control unit includes a second AD chip and a second communication chip: the second AD chip is connected with a pin line of the first AD chip; the second communication chip is in communication connection with the second AD chip; after the step of sending the address information to the second control unit, the method further includes:
the second AD chip receives the communication address;
the second AD chip converts the communication address from an analog electric signal into a digital signal;
and the second AD chip sends the communication address to the second communication chip.
As a practical matter, the method further comprises:
the first control unit acquires a first communication address of the second control unit;
the first control unit acquires pin information connected with the second control unit;
the first control unit searches a second communication address corresponding to the pin information;
the first control unit judges whether the first communication address is the same as the second communication address;
and if not, sending the second communication address to the second control unit.
As an implementable manner, after the step of determining whether the first communication address is the same as the second communication address, the method further includes:
if yes, returning prompt information of correct communication address.
As an implementable manner, the first control unit is connected with a third control unit, the method further comprising:
the first control unit receives a request for acquiring the communication addresses of the plurality of second control units, which is sent by the third control unit;
the first control unit acquires slot information of the second slot corresponding to the request;
the first control unit searches a communication address corresponding to the slot information;
and the first control unit sends the communication address to the third control unit.
A second aspect of the present application provides a cascade device, where the cascade device includes a chassis, and a first control unit and a second control unit that are arranged in the chassis and connected by a line; the first control unit is arranged in the first slot, and the second control unit is arranged in the second slot; the second control unit is multiple.
As an implementable manner, the first control unit includes a first AD chip and a first communication chip, the first AD chip includes a plurality of pins, each of the pins is connected to one of the second control units through a line, and the second control unit includes a second AD chip and a second communication chip; the second AD chip is connected with the pin line of the first AD chip.
The embodiment of the invention has the following beneficial effects: according to the method for automatically writing the communication address, the pin information connected with the second control unit is obtained, the communication address of the second control unit under the preset corresponding relation is determined, and then the communication address is written into the second control unit, so that the uniqueness of the communication address can be improved, and the stability of a communication loop can be improved.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
In order to make the aforementioned and other objects, features and advantages of the present invention comprehensible, preferred embodiments accompanied with figures are described in detail below.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and other drawings can be obtained by those skilled in the art without creative efforts.
Fig. 1 is a flowchart of a method for automatically writing a communication address according to embodiment 1 of the present invention;
fig. 2 is a flowchart of another method for automatically writing a communication address according to embodiment 2 of the present invention;
fig. 3 is a flowchart of another method for automatically writing a communication address according to embodiment 3 of the present invention;
fig. 4 is a schematic structural diagram of a cascade device of embodiment 4 of the present invention.
Reference numerals:
10-cascade equipment, 20-a first control unit, 21-a first AD chip, 22-a first communication chip, 30-a second control unit, 31-a second AD chip and 32-a second communication chip.
Detailed Description
To make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions of the present invention will be clearly and completely described below with reference to the accompanying drawings, and it is apparent that the described embodiments are some, but not all embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
For the convenience of understanding the present embodiment, the technical terms designed in the present application will be briefly described below.
Chip refers to Integrated Circuit (IC), or microcircuit (microcircuit), microchip, and chip/chip (chip) in electronics, which are a way to miniaturize circuits (mainly including semiconductor devices, including passive components, etc.) and are manufactured on the surface of semiconductor wafers. Depending on whether the circuit is analog or digital, it can be divided into analog integrated circuits, digital integrated circuits and mixed signal integrated circuits (analog and digital on one chip).
Communication chip (Communication chip)
The communication address has the capability of communicating with other equipment with the same communication function after a communication circuit is designed in each equipment in the communication engineering, however, in the process, the communication address of each communication equipment must be configured to ensure that the communication address of each equipment is unique in the whole communication loop, and the address is the communication address of the equipment.
The board card is a kind of printed circuit board (PCB for short), and has a plug core when being manufactured, and can be inserted into a slot of a main circuit board (motherboard) of a computer to control the operation of hardware, such as a display, a collection card and other devices, and after a driver is installed, the hardware function of response can be realized. In the field of computers, a mainboard, a sound card, a video card and the like are collectively called board cards. The board cards are divided into four types, namely an ISA bus board card, an EISA bus board card, a PCI bus board card and an AGP bus board card.
Cascading, which means that a plurality of devices are connected in a line in the form of hands, is generally called cascading. In computer science, the mapping relation among a plurality of pairs of lines is indicated, and the cascade relation among data is established to improve the management efficiency.
After introducing the technical terms related to the present application, the following briefly introduces the application scenarios and design ideas of the embodiments of the present application.
In the communication engineering, a plurality of devices are connected in sequence, and each device has the same communication function with other devices after relating to a communication circuit. In this process, the communication address of each communication device must be configured in turn. To ensure the patency of the entire communication loop, the communication address of each device must be unique.
However, the devices are designed to have the same communication address. After multiple devices are powered up in cascade, problems arise: because the respective addresses of a plurality of devices are not unique, the signal transmission is disordered, and the whole communication loop cannot be normally used.
In the related art, in order to solve this problem, it is necessary to detach all the devices in the entire communication loop, only one device is reserved, and then the communication address is set for the other devices at a time. Such operation is particularly troublesome for highly integrated multi-board chassis devices.
Therefore, the application provides a method for automatically writing in the communication address and cascade equipment so as to improve the convenience of writing in the communication address when multiple pieces of equipment are cascaded.
Example 1
Referring to fig. 1, an embodiment of the present application provides a method for automatically writing a communication address, where the method is applied to a cascade device. The cascade device comprises a first control unit 20 and a second control unit 30 connected by wires. The first control unit 20 includes a plurality of pins, and each pin is connected to one of the second control units 30 through a wire. Meanwhile, the first control unit 20 stores therein a communication address corresponding to each pin information.
The method for automatically writing the communication address provided by the embodiment of the application comprises the following steps:
s110, the first control unit 20 obtains the pin information connected to the second control unit 30.
S120, the first control unit 20 searches for a communication address corresponding to the pin information.
S130, the first control unit 20 sends the communication address to the second control unit 30 to write the communication address in the second control unit 30.
In the embodiment of the present application, the plurality of pins of the first control unit 20 are respectively connected to different second control units 30, and the communication address corresponding to the pin information is written into each second control unit 30 by acquiring the pin information connected to each second control unit 30. Thus, the communication addresses are respectively written into the second control units 30, convenience in setting the communication addresses can be improved, uniqueness of the communication addresses is guaranteed, and stability of a communication loop is improved.
It should be noted that the first control unit 20 may be a controller, a control chip, etc., and the second control unit 30 may be a board, a chip, or other electronic devices. In this embodiment, the second control unit 30 is a board, the plurality of second control units 30 are integrated into an integrated board, the first control unit 20 is a controller, and the first control unit 20 has a plurality of pins, each of which is connected to an expansion board (i.e., the second control unit) through a line.
The corresponding relationship between the pin information and the communication address is preset in the first control unit 20, and the corresponding mapping relationship can be set or modified according to design requirements. For example, the communication address corresponding to the first pin is set to 00001, and the communication address corresponding to the nth pin is set to 0000n, so that when the expansion board a is connected to the first pin through a line, the first control unit 20 writes the communication address "00001" into the expansion board a.
The embodiment of the application provides another method for automatically writing a communication address, which is applied to cascade equipment. The cascade device comprises a first control unit 20 and a second control unit 30 connected by lines. The first control unit 20 comprises a first AD chip 21 and a first communication chip 22, and the first AD chip 21 is in communication connection with the first communication chip 22; the first AD chip 21 includes a plurality of pins, each of which is connected to one of the second control units 30 by a wire. The method provided by the embodiment of the application comprises the following steps:
the first AD chip 21 acquires pin information line-connected to the second control unit 30.
The first AD chip 21 converts the pin information from an analog electrical signal to a digital signal, and sends the pin information to the first communication chip 22.
The first communication chip 22 receives the pin information of the digital signal and searches for a communication address corresponding to the pin information;
the first communication chip 22 returns the communication address to the first AD chip 21.
The first AD chip 21 receives the communication address and converts the communication address from a digital signal into an analog electronic signal;
the first AD chip 21 transmits a communication address to the second control unit 30.
In this embodiment, the first AD chip 21 in the first control unit 20 obtains the pin information in the form of an electrical signal, and then converts the pin information of the electrical signal into a digital signal through the first AD chip 21 and transmits the digital signal to the communication chip, the communication chip searches for a communication address corresponding to the digital signal and returns to the first AD chip 21, and the first AD chip 21 converts the digital signal of the communication address into an electrical signal and transmits the electrical signal to the second control unit 30 through a line connection.
In this embodiment, the first control unit 20 and the second control unit 30 transmit analog electrical signals therebetween, and the first AD chip 21 and the first communication chip 22 in the first control unit 20 transmit digital signals therebetween.
As an implementation manner, the cascade device further includes a case, in which a first slot and a second slot are disposed, the first control unit 20 is disposed in the first slot, and the second control unit 30 is disposed in the second slot.
The first control unit 20 and the second control unit 30 are connected by the internal line of the case.
As an implementation manner, the step of obtaining the pin information connected to the second control unit 30 includes:
the first control unit 20 acquires slot information of the second slot installed by the second control unit 30;
the first control unit 20 determines pin information corresponding to the slot information as pin information line-connected to the second control unit 30.
As an implementation manner, the communication address is preset in the first control unit 20, and corresponds to the information of the second slot one by one through the internal circuit of the chassis.
In the present application, the communication address corresponds to the pin information one to one, and the pin information corresponds to the slot information of the second slot one to one, so that the communication address corresponds to the slot information one to one. Thus, under the condition that the expansion board card (i.e., the second control unit 30) is inserted into the second slot and connected to the pins of the first control unit 20 through the line, the first control unit 20 sends the communication addresses corresponding to the slot information one by one to the expansion board card (i.e., the second control unit 30) in the slot, thereby effectively ensuring the address uniqueness.
Another method for automatically writing a communication address provided in an embodiment of the present application is applied to a cascade device. The cascade device comprises a first control unit 20 and a second control unit 30 connected by lines. The first control unit comprises a first AD chip 21 and a first communication chip 22, and the first AD chip 21 is in communication connection with the first communication chip 22; the first AD chip 21 includes a plurality of pins, each of which is connected to one of the second control units 30 by a wire. The second control unit 30 includes a second AD chip 31 and a second communication chip 32: the second AD chip 31 is connected to a pin line of the first AD chip 21; the second communication chip 32 is communicatively connected to the second AD chip 31.
The embodiment of the present application provides another method for automatically writing a communication address, including the following steps:
the first AD chip 21 acquires pin information line-connected to the second control unit 30.
The first AD chip 21 converts the pin signal from an analog electrical signal to a digital signal.
The first AD chip 21 transmits the digital signal pin information to the first communication chip 22.
The first communication chip 22 receives the digital signal pin information and searches for a communication address in the form of a digital signal corresponding to the digital signal pin information.
The first communication chip 22 returns a communication address in the form of a digital signal to the first AD chip.
The first AD chip 21 receives the communication address in the form of a digital signal and converts it into an analog electrical signal.
The first AD chip 21 transmits a communication address to the second AD chip 31.
The second AD chip 31 receives the communication address analog electrical signal and converts the communication address analog electrical signal into a digital signal;
the second AD chip 31 transmits the communication address digital signal to the second communication chip 32.
In the embodiment of the present application, the pin of the first AD chip 21 is connected to one end of the line, and the other end of the line is connected to the second AD chip 31 for conducting the communication address analog electrical signal. The first AD chip 21 is in communication connection with the first communication chip 22, and the second AD chip 31 is in communication connection with the second communication chip 32, so as to transmit the communication address digital signal.
Example 2
As shown in fig. 2, another method for automatically writing a communication address provided by the embodiment of the present application includes the following steps:
s210, the first control unit 20 obtains the first communication address of the second control unit 30.
S220, the first control unit 20 obtains the pin information connected to the second control unit 30.
S230, the first control unit 20 searches for a second communication address corresponding to the pin information.
S240, the first control unit 20 determines whether the first communication address is the same as the second communication address.
S250, if not, sending the second communication address to the second control unit 30.
And S260, if so, returning prompt information of correct communication address.
In the embodiment of the present application, the second control unit 30 carries a first communication address. After the second control unit 30 is inserted into the second slot, the first control unit 20 obtains the first communication address and the second communication address corresponding to the connection pin information, and by comparing the first communication address with the second communication address, when the first communication address and the second communication address are consistent, the communication address is indicated to return the prompt message correctly. When the first communication address is inconsistent with the second communication address, the second communication address is written into the second control unit to update the communication address of the second control unit 30, so that the accuracy and uniqueness of the communication address of the second control unit 30 are improved.
Example 3
As shown in fig. 3, another method for automatically writing a communication address is provided in the embodiment of the present application, and is applied to a cascade device, where the cascade device includes a first control unit 20 and a second control unit 30, the first control unit 20 includes a plurality of pins, and each pin is connected to one second control unit 30 through a line. The first control unit 20 is also connected to a third control unit. The method also includes the steps of:
s310, the first control unit 20 receives a request sent by the third control unit to obtain the communication addresses of a plurality of second control units 30;
s320, the first control unit 20 obtains slot information of the second slot corresponding to the request;
s330, the first control unit 20 searches for a communication address corresponding to the slot information;
s340, the first control unit 20 sends the communication address to the third control unit.
In this embodiment, after receiving the request for obtaining the communication addresses of the plurality of second control units 30, the first control unit 20 obtains slot information of the second slot in which the second control unit 30 is located, searches for the communication address corresponding to the slot information, and returns the communication address to the third control unit. In this way the third control unit can obtain the communication address of the respective second control unit 30. The third control unit may be a single chip, a controller, or the like.
As shown in fig. 4, the second aspect of the present application further provides a cascade device 10, where the cascade device 10 includes a chassis, and a first control unit 20 and a second control unit 30 that are disposed inside the chassis and connected by a circuit; a first slot and a second slot are arranged in the case, the first control unit 20 is arranged in the first slot, and the second control unit 30 is arranged in the second slot; the second control unit 30 is plural, and the cascade device 10 is used for executing the above method for automatically writing the communication address.
As an implementation manner, the first control unit 20 includes a first AD chip 21 and a first communication chip 22, the first AD chip 21 includes a plurality of pins, each of the pins is connected to a second control unit 30 through a line, the second control unit 30 includes a second AD chip 31 and a second communication chip 32, and the second AD chip 31 is connected to one pin of the first AD chip 21 through a line inside the chassis.
The cascade device that this application provided contains a first the control unit 20 and a plurality of the second the control unit 30, and first the control unit 20 and a plurality of the second the control unit 30 can be integrated inside quick-witted case, and the second the control unit 30 is the integrated circuit board in this embodiment, through foretell method of writing in communication address automatically, can realize carrying out address write-in operation to highly integrated many integrated circuit board quick-witted case equipment fast, needn't dismantle the integrated circuit board and set up communication address in proper order. Therefore, the convenience of communication address writing in the cascade of multiple devices can be improved, and the address uniqueness is ensured.
It is clear to those skilled in the art that, for convenience and brevity of description, the specific working processes of the system and the apparatus described above may refer to the corresponding processes in the foregoing method embodiments, and are not described herein again.
In addition, in the description of the embodiments of the present invention, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; can be mechanically or electrically connected; they may be connected directly or indirectly through intervening media, or they may be interconnected between two elements. The specific meaning of the above terms in the present invention can be understood in specific cases for those skilled in the art.
The functions, if implemented in the form of software functional units and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present invention or a part thereof which substantially contributes to the prior art may be embodied in the form of a software product, which is stored in a storage medium and includes several instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and other various media capable of storing program codes.
In the description of the present invention, it should be noted that the terms "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer", etc., indicate orientations or positional relationships based on the orientations or positional relationships shown in the drawings, and are only for convenience of description and simplicity of description, but do not indicate or imply that the device or element being referred to must have a particular orientation, be constructed and operated in a particular orientation, and thus, should not be construed as limiting the present invention. Furthermore, the terms "first," "second," and "third" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance.
Finally, it should be noted that: although the present invention has been described in detail with reference to the foregoing embodiments, those skilled in the art will understand that the following embodiments are merely illustrative of the present invention, and not restrictive, and the scope of the present invention is not limited thereto: any person skilled in the art can modify or easily conceive the technical solutions described in the foregoing embodiments or equivalent substitutes for some technical features within the technical scope of the present disclosure; such modifications, changes or substitutions do not depart from the spirit and scope of the embodiments of the present invention, and they should be construed as being included therein. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.

Claims (10)

1. The method for automatically writing the communication address is characterized by being applied to cascade equipment, wherein the cascade equipment comprises a first control unit and a second control unit which are connected through a line; the first control unit comprises a plurality of pins, each pin is connected with one second control unit through a circuit, a communication address corresponding to information of each pin is stored in the first control unit, and the method comprises the following steps:
the first control unit acquires pin information connected with the second control unit through a line;
the first control unit searches a communication address corresponding to the pin information;
and the first control unit sends the communication address to the second control unit so as to write the communication address into the second control unit.
2. The method according to claim 1, wherein the first control unit comprises a first AD chip and a first communication chip, and the first AD chip is connected with the first communication chip in a communication way; the first AD chip comprises a plurality of pins, each pin is connected with one second control unit through a line, and the method comprises the following steps:
the first AD chip acquires pin information connected with the second control unit through a circuit;
the first AD chip converts the pin information from an analog electric signal into a digital signal and sends the pin information to the first communication chip;
the first communication chip receives the pin information and searches a communication address corresponding to the pin information;
the first communication chip sends the communication address to the first AD chip;
the first AD chip receives the communication address and converts the communication address from a digital signal into an analog electric signal;
and the first AD chip sends the communication address to the second control unit.
3. The method according to claim 1, wherein the cascade device further comprises a chassis, a first slot and a second slot are arranged in the chassis, the first control unit is arranged in the first slot, the second control unit is arranged in the second slot, and the first control unit and the second control unit are connected through a chassis internal line; the step of obtaining the pin information connected with the second control unit line includes:
the first control unit acquires slot information of the second slot installed by the second control unit;
and the first control unit determines the pin information corresponding to the slot information as the pin information which is in line connection with the second control unit.
4. The method of claim 3, wherein the communication address is preset in the first control unit and corresponds to slot information of the second slot one to one via an internal circuit of the chassis.
5. The method of claim 2, wherein the second control unit comprises a second AD chip and a second communication chip: the second AD chip is connected with a pin line of the first AD chip; the second communication chip is in communication connection with the second AD chip; after the step of sending the communication address to the second control unit, the method further includes:
the second AD chip receives the communication address;
the second AD chip converts the communication address from an analog electric signal into a digital signal;
and the second AD chip sends the communication address to the second communication chip.
6. The method of claim 1, further comprising:
the first control unit acquires a first communication address of the second control unit;
the first control unit acquires pin information connected with the second control unit;
the first control unit searches a second communication address corresponding to the pin information;
the first control unit judges whether the first communication address is the same as the second communication address;
and if not, sending the second communication address to the second control unit.
7. The method of claim 6, wherein the step of determining whether the first communication address is the same as the second communication address further comprises:
if yes, returning prompt information of correct communication address.
8. The method of claim 3, wherein the first control unit is connected with a third control unit, the method further comprising:
the first control unit receives a request for acquiring the communication addresses of the plurality of second control units, which is sent by the third control unit;
the first control unit acquires slot information of the second slot corresponding to the request;
the first control unit searches a communication address corresponding to the slot information;
and the first control unit sends the communication address to the third control unit.
9. A cascade device is characterized in that the cascade device comprises a case, a first control unit and a second control unit, wherein the first control unit and the second control unit are arranged in the case and are connected through a line; the first control unit is arranged in the first slot, and the second control unit is arranged in the second slot; the second control unit is multiple.
10. The cascade device of claim 9, wherein the first control unit comprises a first AD chip and a first communication chip, the first AD chip comprises a plurality of pins, each of the pins is connected to one of the second control units by a wire, and the second control unit comprises a second AD chip and a second communication chip; the second AD chip is connected with the pin line of the first AD chip.
CN202310238800.6A 2023-03-14 2023-03-14 Method for automatically writing communication address and cascade equipment Pending CN115955465A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310238800.6A CN115955465A (en) 2023-03-14 2023-03-14 Method for automatically writing communication address and cascade equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310238800.6A CN115955465A (en) 2023-03-14 2023-03-14 Method for automatically writing communication address and cascade equipment

Publications (1)

Publication Number Publication Date
CN115955465A true CN115955465A (en) 2023-04-11

Family

ID=87287933

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310238800.6A Pending CN115955465A (en) 2023-03-14 2023-03-14 Method for automatically writing communication address and cascade equipment

Country Status (1)

Country Link
CN (1) CN115955465A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103124281A (en) * 2011-11-18 2013-05-29 联想移动通信科技有限公司 Tracking information obtaining method and device of electronic device and electronic device
CN106210169A (en) * 2016-07-13 2016-12-07 邦彦技术股份有限公司 IP address automatic allocating method and device
CN112882973A (en) * 2021-02-02 2021-06-01 浙江大华技术股份有限公司 Method and device for determining extended slot position, storage medium and electronic equipment

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103124281A (en) * 2011-11-18 2013-05-29 联想移动通信科技有限公司 Tracking information obtaining method and device of electronic device and electronic device
CN106210169A (en) * 2016-07-13 2016-12-07 邦彦技术股份有限公司 IP address automatic allocating method and device
CN112882973A (en) * 2021-02-02 2021-06-01 浙江大华技术股份有限公司 Method and device for determining extended slot position, storage medium and electronic equipment

Similar Documents

Publication Publication Date Title
US6968414B2 (en) Monitoring insertion/removal of server blades in a data processing system
JP6181329B1 (en) Removable memory card type detection system and method
US5119498A (en) Feature board with automatic adjustment to one of two bus widths based on sensing power level at one connection contact
EP3069259B1 (en) Removable memory card discrimination systems and methods
US6883125B2 (en) Logging insertion/removal of server blades in a data processing system
CN113190395B (en) State monitoring method and device
CN115955465A (en) Method for automatically writing communication address and cascade equipment
EP0793169A1 (en) Identification interface
CN111638439A (en) Communication module testing method, device, computer equipment and storage medium
CN113468027B (en) Monitoring device address management method and device, substrate management controller and equipment
CN114996069A (en) Mainboard test method, device and medium
CN112527715B (en) Automatic configuration method for multi-IO expansion of server and related equipment
CN109145022B (en) Writing method, device and storage medium for network identity of mobile equipment
CN108762995B (en) Method and device for detecting in-place of server hard disk
US6839857B2 (en) Interrupt controller in an interface device or information processing system
CN220473935U (en) PCIE (peripheral component interface express) expansion system supporting identification detection
CN112612732B (en) Circuit device and electronic equipment
CN113849060B (en) Memory device, CPLD device, memory device resetting method and memory medium
CN213814665U (en) Double-control storage device VPD information writing structure
CN114880264A (en) PCIE signal configuration processing method, system, terminal and storage medium
CN115563040A (en) Firmware information acquisition method and server
CN116521585A (en) Groove silk screen display method, device, equipment and storage medium
JP2003256360A (en) Expansion board apparatus
CN117608933A (en) Method, device, equipment and medium for identifying silk screen printing of PCIe card case of server
CN114510445A (en) Access equipment identification method and device, computer equipment and storage medium

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20230411