CN115801181A - Digital quantity telemetering method based on double-cache structure - Google Patents

Digital quantity telemetering method based on double-cache structure Download PDF

Info

Publication number
CN115801181A
CN115801181A CN202211261238.0A CN202211261238A CN115801181A CN 115801181 A CN115801181 A CN 115801181A CN 202211261238 A CN202211261238 A CN 202211261238A CN 115801181 A CN115801181 A CN 115801181A
Authority
CN
China
Prior art keywords
cache
frame
data
digital quantity
level cache
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202211261238.0A
Other languages
Chinese (zh)
Other versions
CN115801181B (en
Inventor
张雪
韦宏春
尹乐
闫肖可
贺小龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Electromechanical Engineering Research Institute
Original Assignee
Beijing Electromechanical Engineering Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Electromechanical Engineering Research Institute filed Critical Beijing Electromechanical Engineering Research Institute
Priority to CN202211261238.0A priority Critical patent/CN115801181B/en
Publication of CN115801181A publication Critical patent/CN115801181A/en
Application granted granted Critical
Publication of CN115801181B publication Critical patent/CN115801181B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Selective Calling Equipment (AREA)

Abstract

The invention provides a digital quantity telemetering method based on a double-cache structure, which comprises digital quantity feature extraction, cache structure design and data movement. The invention provides a double-buffer structure, which is characterized in that the traditional byte buffer is upgraded into a byte buffer and a whole frame buffer, digital quantity data used for frame coding of a telemetering acquisition device is read from the whole frame buffer, namely filling words are used for participating in frame coding only after the whole frame is read, and the problem of digital quantity telemetering error is successfully solved through the method.

Description

Digital quantity telemetering method based on double-cache structure
Technical Field
The invention belongs to the technical field of measurement and control, and particularly relates to a digital quantity telemetering method.
Background
The telemetering acquisition equipment is responsible for caching the received RS-422 digital quantity data, and framing the data with the received analog quantity data, the received sensing quantity data, the received switching quantity data and the like to form a PCM code stream and outputting the PCM code stream to the transmitter. When receiving the RS-422 digital data, in order to solve the problem of rate mismatch caused by the fact that the sending rate of the data source is far lower than the sending rate of the telemetry acquisition device, a cache structure is generally designed, and when the digital quantity in the cache is read empty, the telemetry acquisition device uses appointed filling words to replace the digital quantity for framing. The problem with this method is that when recovering the original RS422 digital data by telemetry, occasionally a filler word is inserted between an entire frame of digital data, resulting in a high telemetry error rate of the digital data, and it is correct to have a filler word between two entire frames and no filler word inside the entire frame.
Disclosure of Invention
The invention provides a digital quantity telemetering method based on a double-cache structure, which successfully solves the problem of digital quantity telemetering error.
A digital quantity telemetering method based on a double-cache structure comprises the following steps:
1) Digital quantity feature extraction
The digital quantity characteristics comprise a digital quantity frame length L and a whole frame sending interval T; the unit of the length of the digital frame is byte, and all data from the frame head to the frame tail are included; the time after the end of the nth frame is sent is recorded as T0, the time for sending the frame head of the (N + 1) th frame is recorded as T1, and the sending interval of the whole frame is T = T1-T0;
2) Cache structure design
Designing a double-cache structure of a first-level cache and a second-level cache, and determining the type, the width and the depth of a cache region; the first-level cache is a byte cache, and the second-level cache is a whole-frame cache;
3) Data migration
The step of moving the digital quantity data from the first-level cache to the second-level cache comprises the following steps:
a) Storage quantity: after the data acquisition equipment carries out bit-level receiving processing on the digital quantity data, 8-bit data is extracted and stored in a first-level cache;
b) Timing: when data is stored in a first-level cache, a time counter is assigned to be alpha x T, wherein a coefficient 0< alpha <1;
c) Waiting: if the first-level cache receives a new byte before the time counter is cleared, returning to the step b), otherwise, waiting for the time when the time counter is cleared;
d) Carrying: and at the moment of zero clearing of the counter, reading out the data in the first-level cache according to the original sequence and writing the data into the second-level cache.
Further, in 1), if the digital frame is lengthened, the maximum possible length is taken as a value of L; the entire frame transmission interval T is averaged by the data source.
Further, in 2), the type of the buffer area may be an RAM or FIFO type, the width of the buffer area is set to the bit width of the telemetry acquisition device during frame encoding, and the depth of the buffer area is set to be more than 2 times the length of the whole frame.
Further, in 3), the coefficient α =0.5 in the data transfer.
The invention designs a data moving process with strong fluctuation compatibility by designing a double-cache structure of byte cache and whole frame cache, solves the problem of digital quantity telemetering error caused by mismatching of digital quantity sending rate and telemetering coding and decoding rate, and realizes reliable receiving telemetering of digital quantity.
Drawings
FIG. 1 is a flow chart of a digital telemetry method.
FIG. 2 is a flow chart of a data moving method.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings.
In order to solve the problem of digital telemetering error, the invention provides a double-cache structure, the traditional byte cache is upgraded into byte cache and whole frame cache, digital data used for frame encoding of telemetering acquisition equipment is read from a whole frame cache region, namely filling words are used for frame encoding only after the whole frame is read, and the problem of digital telemetering error is successfully solved by the method.
1. Design idea
The design of the 'double-buffer' digital quantity receiving structure is generally divided into 3 steps:
a) Extracting digital quantity features;
b) Designing a cache structure;
c) And designing a data moving method.
The flow chart of the digital telemetry method is shown in figure 1.
2. Digital quantity feature extraction
The digital quantity characteristics mainly include two:
a) Digital frame length L: the unit of the length of the digital quantity frame is a byte, all data from the frame head to the frame tail are included, if the sending rule of the data chain is 1-bit start bit, 8-bit data bit, 1-bit stop bit and 1-bit check bit, the byte only has 8-bit data bit. If the frame is longer, the maximum possible length of the frame is taken as the value of L.
b) Whole frame transmission interval T: the time after the end of the nth frame is sent is denoted as T0, and the time for the header of the (N + 1) th frame to be sent is denoted as T1, so that the sending interval of the whole frame T = T1-T0, and the value is generally provided by the data source as an average value.
3. Cache structure design
The key to the design of the "double cache" structure is to determine the type, width and depth of the cache region. The type of the buffer area can be selected from RAM and FIFO, the width of the buffer area is set as the bit width when the telemetering acquisition equipment frames, and the depth of the buffer area is set to be more than 2 times of the length of the whole frame, depending on chip resources.
4. Data migration method design
The data transfer method specifies a rule for transferring digital quantity data from a first-level cache to a second-level cache, and is designed as follows:
a) Storage quantity: after the data acquisition equipment carries out bit-level receiving processing on the digital quantity data, 8-bit data are extracted and stored in a first-level cache;
b) Timing: when data is stored in the first level cache, the time counter is assigned to α × T, wherein the coefficient 0< α <1, α =0.5 is the optimal value.
c) Waiting: if the first-level cache receives a new byte before the time counter is cleared, returning to the step b), otherwise, waiting for the time when the time counter is cleared;
d) Carrying: and at the moment of zero clearing of the counter, reading out the data in the first-level cache according to the original sequence and writing the data into the second-level cache.
The flow chart of the data moving method is shown in fig. 2.
5. Double cache architecture example
In the following example, the digital quantity to be telemetered is an RS-422 digital quantity, the frame length is 255 bytes, and the frame interval is 100ms on average.
The processing chip used in the telemetering acquisition equipment is an FPGA, the digital quantity cache overflow is avoided while the chip resource occupancy rate is considered, and the cache depth is designed to be about 2 times of the length of the whole frame. The first-level cache selects an RAM with the width of 8 bits and the depth of 512 bits, so that the requirement of storing 2 whole frames can be met; the second-level buffer is FIFO, the width is 8bit, the depth is 512, and the requirement of storing 2 whole frames can be met.
6. The characteristics of the invention
1) Designing a digital quantity receiving flow, aiming at different digital quantity remote measurement requirements, converting a byte cache into a byte cache and a whole frame cache through a digital quantity feature extraction step 1, a double-cache structure design step 2 and a data moving method design step 3, reading the digital quantity from the whole frame cache to participate in editing, and thus realizing that no filling word exists in the whole frame digital quantity and a filling word exists between two frames of digital quantity and effectively solving the problem of digital quantity remote measurement errors.
2) The data moving flow and the timer value are designed, and the design of the coefficient of 0.5 ensures that the method has stronger compatibility with the fluctuation of the whole frame interval, and can avoid the digital quantity telemetering error caused by the negative fluctuation of the frame interval.
The above embodiments are only for explaining and explaining the technical solution of the present invention, but should not be construed as limiting the scope of the claims. It should be clear to those skilled in the art that any simple modification or replacement based on the technical solution of the present invention may be adopted to obtain a new technical solution, which falls within the scope of the present invention.

Claims (4)

1. A digital quantity telemetering method based on a double-cache structure is characterized by comprising the following steps:
1) Digital quantity feature extraction
The digital quantity characteristics comprise a digital quantity frame length L and a whole frame sending interval T; the unit of the length of the digital frame is byte, and all data from the frame head to the frame tail are included; the time after the end of the nth frame is sent is recorded as T0, the time for sending the frame head of the (N + 1) th frame is recorded as T1, and the sending interval of the whole frame is T = T1-T0;
2) Cache structure design
Designing a double-cache structure of a first-level cache and a second-level cache, and determining the type, the width and the depth of a cache region; the first-level cache is a byte cache, and the second-level cache is a whole frame cache;
3) Data migration
The step of moving the digital quantity data from the first-level cache to the second-level cache comprises the following steps:
a) Storage quantity: after the data acquisition equipment carries out bit-level receiving processing on the digital quantity data, 8-bit data are extracted and stored in a first-level cache;
b) Timing: when data is stored in a first-level cache, a time counter is assigned to be alpha x T, wherein a coefficient 0< alpha <1;
c) Waiting: if the first-level cache receives a new byte before the time counter is cleared, returning to the step b), otherwise, waiting for the time when the time counter is cleared;
d) Carrying: and at the moment of zero clearing of the counter, reading out the data in the first-level cache according to the original sequence and writing the data into the second-level cache.
2. The digital telemetering method based on a double-cache structure according to claim 1, wherein 1) if the digital frame is lengthened, the maximum possible length is taken as the value of L; the entire frame transmission interval T is averaged by the data source.
3. The digital quantity telemetry method based on the double-buffer structure as claimed in claim 1, wherein in 2), the type of the buffer area can be selected from RAM or FIFO type, the width of the buffer area is set as the bit width when the telemetry acquisition device frames, and the depth of the buffer area is set to be more than 2 times of the length of the whole frame.
4. The digital quantity telemetry method based on the double-buffer structure as claimed in claim 1, wherein in 3), in data movement, the coefficient α =0.5.
CN202211261238.0A 2022-10-14 2022-10-14 Digital quantity telemetering method based on double-buffer structure Active CN115801181B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211261238.0A CN115801181B (en) 2022-10-14 2022-10-14 Digital quantity telemetering method based on double-buffer structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211261238.0A CN115801181B (en) 2022-10-14 2022-10-14 Digital quantity telemetering method based on double-buffer structure

Publications (2)

Publication Number Publication Date
CN115801181A true CN115801181A (en) 2023-03-14
CN115801181B CN115801181B (en) 2024-08-06

Family

ID=85432988

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211261238.0A Active CN115801181B (en) 2022-10-14 2022-10-14 Digital quantity telemetering method based on double-buffer structure

Country Status (1)

Country Link
CN (1) CN115801181B (en)

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09121199A (en) * 1995-08-22 1997-05-06 Matsushita Electric Ind Co Ltd Transmission timing controller
US6437789B1 (en) * 1999-02-19 2002-08-20 Evans & Sutherland Computer Corporation Multi-level cache controller
CN101256521A (en) * 2007-03-01 2008-09-03 创惟科技股份有限公司 Method for improving flash memory data access credibility
US7554919B1 (en) * 2004-06-09 2009-06-30 Juniper Networks, Inc. Systems and methods for improving packet scheduling accuracy
CN102510323A (en) * 2011-09-22 2012-06-20 航天科工惯性技术有限公司 Frame identifying method for serial data
US20140201458A1 (en) * 2013-01-17 2014-07-17 Spirent Communications, Inc. Reducing cache memory requirements for recording statistics from testing with a multiplicity of flows
CN105681348A (en) * 2016-03-16 2016-06-15 苏州云芯微电子科技有限公司 Four-byte framing method suitable for JESD204B protocol
CN107196872A (en) * 2017-04-25 2017-09-22 北京计算机技术及应用研究所 It is a kind of to be used for the method for switchboard data frame cutting and reconstruction unit
CN107948094A (en) * 2017-10-20 2018-04-20 西安电子科技大学 A kind of high speed data frame Lothrus apterus is joined the team the device and method of processing
CN109710550A (en) * 2018-12-14 2019-05-03 中国航空工业集团公司西安航空计算技术研究所 A kind of frame length based on Double buffer is not fixed RS422 data communication system
CN109981496A (en) * 2019-03-27 2019-07-05 烽火通信科技股份有限公司 OMCI framing device and framing method for XGPON OLT
CN113157626A (en) * 2021-04-28 2021-07-23 雄狮汽车科技(南京)有限公司 Data cache region, serial port communication data frame analysis method based on data cache region and automobile

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09121199A (en) * 1995-08-22 1997-05-06 Matsushita Electric Ind Co Ltd Transmission timing controller
US6437789B1 (en) * 1999-02-19 2002-08-20 Evans & Sutherland Computer Corporation Multi-level cache controller
US7554919B1 (en) * 2004-06-09 2009-06-30 Juniper Networks, Inc. Systems and methods for improving packet scheduling accuracy
CN101256521A (en) * 2007-03-01 2008-09-03 创惟科技股份有限公司 Method for improving flash memory data access credibility
CN102510323A (en) * 2011-09-22 2012-06-20 航天科工惯性技术有限公司 Frame identifying method for serial data
US20140201458A1 (en) * 2013-01-17 2014-07-17 Spirent Communications, Inc. Reducing cache memory requirements for recording statistics from testing with a multiplicity of flows
CN105681348A (en) * 2016-03-16 2016-06-15 苏州云芯微电子科技有限公司 Four-byte framing method suitable for JESD204B protocol
CN107196872A (en) * 2017-04-25 2017-09-22 北京计算机技术及应用研究所 It is a kind of to be used for the method for switchboard data frame cutting and reconstruction unit
CN107948094A (en) * 2017-10-20 2018-04-20 西安电子科技大学 A kind of high speed data frame Lothrus apterus is joined the team the device and method of processing
CN109710550A (en) * 2018-12-14 2019-05-03 中国航空工业集团公司西安航空计算技术研究所 A kind of frame length based on Double buffer is not fixed RS422 data communication system
CN109981496A (en) * 2019-03-27 2019-07-05 烽火通信科技股份有限公司 OMCI framing device and framing method for XGPON OLT
CN113157626A (en) * 2021-04-28 2021-07-23 雄狮汽车科技(南京)有限公司 Data cache region, serial port communication data frame analysis method based on data cache region and automobile

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
杨凌云;史琴;: "数据缓存FIFO的滑位问题研究", 数字技术与应用, no. 08, 15 August 2017 (2017-08-15) *
贺健峰: "多相机硬件系统实现及其关键技术研究", 中国优秀硕士学位论文全文数据库信息科技辑, 15 August 2018 (2018-08-15) *

Also Published As

Publication number Publication date
CN115801181B (en) 2024-08-06

Similar Documents

Publication Publication Date Title
US5365552A (en) Buffer fullness indicator
CN113574805A (en) Method and apparatus for processing equiprobable symbols in entropy coding
KR890005236B1 (en) Interface method and apparatus
CN112003643B (en) Data uploading method for satellite in-orbit software reconstruction
CN103534968B (en) The coding of a kind of ethernet physical layer, coding/decoding method and device
CN1128507C (en) A data communication device and method in a CDMA communication system
CN106411454A (en) Method for data transmission, transmitter and receiver
CN101309258A (en) Distributing and receiving method and device of high-speed Ethernet network medium irrelevant interface
CN101969311A (en) High-speed parallel segmented staggering Viterbi decoding method
US6348881B1 (en) Efficient hardware implementation of a compression algorithm
CN102196321A (en) Method for transmitting 100GE (100gigabit Ethernet) data in OTN (Optical Transport Network) and data sending device
CN101729198B (en) Method, device and system for encoding and decoding
US20140104714A1 (en) High-rate revese-order run-length-limited code
CN112865910A (en) Data transmission method, device, terminal equipment and storage medium
CN115801181A (en) Digital quantity telemetering method based on double-cache structure
JP2554062B2 (en) Binary codeword decoding method
CN107801044A (en) Backward adaptive device and correlation technique
CN1848809A (en) Data mapping device, method for adjusting a transmission rate of isc words
CN100464517C (en) Recognition device and method for frame correction sequence in general frame treating package mode
CN112087637A (en) High-pixel bit depth video image data coding and decoding processing method
CN101500157B (en) Method and apparatus for converting access unit into transmission flow
KR20010022247A (en) Transmission system having a simplified channel decoder
CN112073157B (en) Low-power-consumption viterbi decoding implementation method of Bluetooth receiver
CN101841513B (en) Encapsulation and de-encapsulation method for frame of physical layer in EOC (Ethernet Over Coax) network
EP1727288B1 (en) Determination of the bit error rate in a European DAB receiver

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant