CN115794232A - VPD (virtual private display) acquisition method, device, equipment and computer-readable storage medium - Google Patents
VPD (virtual private display) acquisition method, device, equipment and computer-readable storage medium Download PDFInfo
- Publication number
- CN115794232A CN115794232A CN202211164167.2A CN202211164167A CN115794232A CN 115794232 A CN115794232 A CN 115794232A CN 202211164167 A CN202211164167 A CN 202211164167A CN 115794232 A CN115794232 A CN 115794232A
- Authority
- CN
- China
- Prior art keywords
- vpd
- pnor
- flash
- cpu
- acquiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 73
- 238000004590 computer program Methods 0.000 claims description 11
- 238000004891 communication Methods 0.000 abstract description 5
- 230000009286 beneficial effect Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 6
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
Images
Landscapes
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
The application discloses a VPD obtaining method, which belongs to the technical field of servers and comprises the following steps: the method comprises the steps that when a BMC receives an instruction, sent by a CPU in the starting process, of acquiring a VPD in a PNOR flash, the VPD in the PNOR flash is acquired, wherein the PNOR flash comprises VPDs of a plurality of components backed up in advance; and when a request instruction for acquiring the VPD in the BMC, which is sent by the CPU, is received, the VPD in the PNOR flash is sent to the CPU. According to the method and the device, the communication with the EEPROM of each part is not needed frequently, the VPD of each part can be obtained only through the communication with the PNOR flash, and therefore the VPD obtaining efficiency in the starting process of the server is improved. The application also provides a VPD obtaining device, equipment and a computer readable storage medium, which have the beneficial effects.
Description
Technical Field
The present application relates to the field of server technologies, and in particular, to a VPD obtaining method, apparatus, device, and computer-readable storage medium.
Background
In the process of powering on and booting the server, the information of the VPD (Vital Product Data) related to the CPU (Central Processing Unit)/the memory/the motherboard is needed for the normal initialization of the CPU/the memory/the motherboard and the normal booting of the server. When reading VPD, the conventional method uses IIC (Inter Integrated Circuit bus) to read corresponding VPD information from an EEPROM (Electrically Erasable Programmable read only memory) of each component. The VPD information acquisition has the characteristics of frequency, non-timeliness and the like, and the communication with the EEPROM of each part is needed when the VPD of each part is acquired, so that the efficiency is low. Therefore, it is needed to provide a VPD obtaining method to solve the problem of low efficiency of obtaining VPD in the prior art.
Disclosure of Invention
The application aims to provide a VPD obtaining method, a VPD obtaining device, VPD obtaining equipment and a computer readable storage medium, so that the efficiency of obtaining VPD in the starting process of a server is improved.
In order to achieve the above object, the present application provides a VPD acquisition method, including:
the method comprises the steps that when a BMC receives an instruction, sent by a CPU in the starting process, of acquiring a VPD in a PNOR flash, the VPD in the PNOR flash is acquired, wherein the PNOR flash comprises VPDs of a plurality of components backed up in advance;
and when a request instruction for acquiring the VPD in the BMC sent by the CPU is received, the VPD in the PNOR flash is sent to the CPU.
Optionally, the sending the obtained VPD in the PNOR flash to the CPU includes:
and sending the VPD in the obtained PNOR flash to the CPU through LPC.
Optionally, the obtaining the VPD in the PNOR flash includes:
and acquiring the VPD in the PNOR flash, and storing the VPD in the LPC space of the BMC.
Optionally, the acquiring the VPD in the PNOR flash includes:
acquiring the VPD in the PNOR flash through the SPI and in a format of a base address + an offset of the VPD.
Optionally, the PNOR flash includes a VPD including a plurality of pre-backed-up components, including:
when receiving a VPD backup instruction sent by the CPU through a BMC, backing up VPDs of the components to the PNOR flash so that the PNOR flash comprises the VPDs of the components backed up in advance, wherein the VPD backup instruction is sent by the CPU when detecting that the VPDs in the PNOR flash are not consistent with the VPDs of the components.
Optionally, the backing up the VPDs of the multiple components to the PNOR flash includes:
backing up VPDs of the plurality of components into a plurality of contiguous memory locations of the PNOR flash.
In order to achieve the above object, the present application further provides a VPD obtaining apparatus, including:
the system comprises an acquisition data module, a bus controller module and a bus controller module, wherein the acquisition data module is used for acquiring the VPD in the PNOR flash when the BMC receives an instruction of acquiring the VPD in the PNOR flash sent by a CPU in the starting process, and the PNOR flash comprises the VPD of a plurality of pre-backed-up components;
and the data sending module is used for sending the VPD in the PNOR flash to the CPU when receiving a request instruction sent by the CPU for acquiring the VPD in the BMC.
Optionally, the data sending module is specifically a module that sends the obtained VPD in the PNOR flash to the CPU through LPC when the BMC receives a request instruction sent by the CPU to obtain the VPD in the BMC.
In order to achieve the above object, the present application also provides a VPD obtaining apparatus, including:
a memory for storing a computer program;
a processor for implementing the steps of the VPD acquisition method as described above when executing the computer program.
To achieve the above object, the present application also provides a computer-readable storage medium having a computer program stored thereon, where the computer program is executed by a processor to implement the steps of the VPD acquisition method as described above.
The application provides a VPD obtaining method, which comprises the following steps: the method comprises the steps that when a BMC receives an instruction, sent by a CPU in the starting process, of acquiring a VPD in a PNOR flash, the VPD in the PNOR flash is acquired, wherein the PNOR flash comprises VPDs of a plurality of components backed up in advance; and when a request instruction for acquiring the VPD in the BMC, which is sent by the CPU, is received, the VPD in the PNOR flash is sent to the CPU. .
Obviously, the VPD information of each component is backed up in the PNOR flash, when the VPD of each component needs to be acquired, the VPD of each component can be acquired from the PNOR flash only by communicating with the PNOR flash, and the VPD information acquisition efficiency of the server in the starting process is greatly improved because the VPD information acquisition device does not need to communicate with the EEPROM of each component frequently. The application also provides a VPD obtaining device, equipment and a computer readable storage medium, which have the beneficial effects.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, it is obvious that the drawings in the following description are only embodiments of the present application, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
Fig. 1 is a flowchart of a VPD acquisition method according to an embodiment of the present disclosure;
fig. 2 is a flowchart of another VPD acquisition method according to an embodiment of the present disclosure;
fig. 3 is a schematic flowchart of a VPD obtaining method according to an embodiment of the present application;
fig. 4 is an overall structural diagram of a VPD acquisition method according to an embodiment of the present disclosure;
fig. 5 is a VPD storage layout diagram of each component in a PNOR flash according to a VPD obtaining method provided in an embodiment of the present application;
fig. 6 is a block diagram of a VPD acquisition device according to an embodiment of the present disclosure.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present application clearer, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are some embodiments of the present application, but not all embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments in the present application without making any creative effort belong to the protection scope of the present application.
With the rapid development of the internet, the demand for the server is also increasing. The VPD records information such as part numbers and serial numbers of replaceable equipment of the server, the MVPD records VPD information related to a CPU (such as manufacturer/equipment number/CPU performance parameters of the CPU), VPD related to a memory (such as frequency/capacity/time sequence of the memory) recorded by the SPD, and the PVPD records VPD related to a mainboard (such as serial number/maintenance data record/manufacturer of the mainboard). In the process of powering on and starting up the server, the information in the MVPD/SPD/PVPD is needed to be used for normal initialization of the CPU/memory/mainboard and normal starting up of the server. When reading the VPD, the IIC is used to read the corresponding VPD information from the EEPROM of each component. The VPD information acquisition has the characteristics of frequency, non-timeliness and the like, and the communication with the EEPROM of each part is needed when the VPD of each part is acquired, so that the efficiency is low. Therefore, the present application provides a VPD obtaining method, which backs up VPD information of each component in a PNOR (Processor NOR chip) flash, and when it is necessary to obtain a VPD of each component, communicates with the PNOR flash to obtain a VPD of each component from the PNOR flash, thereby improving efficiency of obtaining the VPD.
Referring to fig. 1, fig. 1 is a flowchart of a VPD obtaining method according to an embodiment of the present disclosure, where the method includes:
s101: the method comprises the steps that when a BMC receives an instruction, sent by a CPU in the starting process, of acquiring a VPD in a PNOR flash, the VPD in the PNOR flash is acquired, wherein the PNOR flash comprises VPDs of a plurality of components backed up in advance.
In this embodiment, the CPU, the BMC (Baseboard Management Controller), and the PNOR flash are included in the same device. The present embodiment does not limit the specific kind of the component, and may be, for example, a CPU; may be a memory; but may also be a motherboard. The embodiment does not limit the specific form of the instruction for acquiring the VPD in the PNOR flash, for example, the instruction for acquiring the VPD in the PNOR flash may be an IPMI (Intelligent Platform Management Interface) instruction. The embodiment does not limit a specific manner of acquiring the VPD in the PNOR flash, and for example, the VPD in the PNOR flash may be acquired in a format of a base address of VPD + an offset. Taking the acquisition of PN (Part Number ) in MVPD as an example: base address of MVPD + offset of PN. And the VPD in the PNOR flash is accessed by adopting a uniform format aiming at different parts, so that the reading mode is simpler and clearer. The embodiment does not limit the specific channel for acquiring the VPD in the PNOR flash, and for example, the VPD in the PNOR flash may be acquired through a Serial Peripheral Interface (SPI); the VPD in the PNOR flash can also be obtained through IIC. Considering that the transmission speed of the SPI is faster than the IIC and the protocol is simpler than the IIC, the implementation may choose to acquire the VPD in the PNOR flash through the SPI. The embodiment does not limit the storage location of the VPD in the PNOR flash in the BMC, and for example, the VPD in the PNOR flash may be stored in an LPC space of the BMC. The embodiment does not limit a specific manner of making the PNOR flash include VPDs of a plurality of components backed up in advance, for example, when receiving a VPD backup instruction sent by the CPU, the BMC may backup the VPDs of the plurality of components to the PNOR flash, so that the PNOR flash includes VPDs of a plurality of components backed up in advance, where the VPD backup instruction is sent by the CPU when detecting that the VPDs of the PNOR flash are not consistent with the VPDs of the plurality of components. VPD in the EEPROMs of all the parts is loaded into a PNOR flash, and the influence on starting up caused by communication problems of the EEPROMs can be effectively prevented on one hand through double backup of the VPD in the EEPROMs of all the parts; on the other hand, as the VPD information of each component is backed up in the PNOR flash, when the VPD of each component needs to be acquired, the VPD of each component can be acquired from the PNOR flash only by communicating with the PNOR flash, so that the efficiency of acquiring the VPD in the starting process of the server can be greatly improved. The embodiment does not limit the specific storage manner of the VPDs of the pre-backed up components included in the PNOR flash, for example, the VPDs of the pre-backed up components included in the PNOR flash may be stored in a plurality of continuous storage units of the PNOR flash; the VPD, which may also be a pre-backed up plurality of components contained in the PNOR flash, is stored in a plurality of non-contiguous memory locations of the PNOR flash. The embodiment does not limit the operation before the instruction for acquiring the VPD in the PNOR flash is received, for example, when a certain component VPD is acquired, whether the flag bit of the component in the PNOR flash is valid is detected, and when the flag bit is detected to be valid, the CPU sends the instruction for acquiring the VPD in the PNOR flash to the BMC, so as to acquire the component VPD from the PNOR flash; and when the flag bit is detected to be invalid, the CPU sends an instruction of the obtained VPD to the EEPROM of the part, and further obtains the VPD from the EEPROM of the part.
S102: and when a request instruction for acquiring the VPD in the BMC, which is sent by the CPU, is received, the VPD in the PNOR flash is sent to the CPU.
The embodiment does not limit the specific form of the request instruction for obtaining the VPD in the BMC, for example, the request instruction for obtaining the VPD in the BMC may be an IPMI instruction. Further, the present embodiment does not limit the specific frequency of the instruction for acquiring the VPD in the PNOR flash and the request instruction for acquiring the VPD in the BMC sent by the CPU, for example, when a power-on instruction is detected, the CPU sends the instruction for acquiring the VPD in the PNOR flash and the request instruction for acquiring the VPD in the BMC at the same time, that is, one IPMI instruction includes both the instruction for acquiring the VPD in the PNOR flash and the request instruction for acquiring the VPD in the BMC; and the CPU can also send an instruction for acquiring the VPD in the PNOR flash first and then send a request instruction for acquiring the VPD in the BMC. The embodiment does not limit a specific channel for sending the obtained VPD in the PNOR flash to the CPU, and for example, the obtained VPD in the PNOR flash may be sent to the CPU through LPC (Low pin count, low pin bus); the VPD in the obtained PNOR flash can also be sent to the CPU through the IIC. Considering that the VPD in the PNOR flash is acquired in an IPMI + LPC mode, the method is more efficient than accessing various parts of EEPROM by IIC, wherein the LPC can support IPMI instruction sending, and the example can select to send the VPD in the PNOR flash acquired to the CPU through the LPC.
Based on the embodiment, the VPD information of each component is backed up in the PNOR flash, when the VPD of each component needs to be obtained, the VPD of each component can be obtained from the PNOR flash only by communicating with the PNOR flash, and the efficiency of obtaining the VPD in the starting process of the server is greatly improved because the VPD information does not need to be frequently communicated with the EEPROM of each component.
Referring to fig. 2, fig. 2 is a flowchart of another VPD obtaining method according to an embodiment of the present disclosure, where the method includes:
s201: the method comprises the steps that when a BMC receives a VPD obtaining instruction in a PNOR flash sent by a CPU in the starting process, the VPD in the PNOR flash is obtained, wherein when the BMC receives a VPD backup instruction sent by the CPU, the VPDs of a plurality of components are backed up to the PNOR flash so that the PNOR flash comprises VPDs of a plurality of components backed up in advance, and the VPD backup instruction is sent by the CPU when the VPD in the PNOR flash is detected to be inconsistent with the VPDs of the components.
The embodiment does not limit the specific operation steps of the BMC before receiving the VPD backup instruction sent by the CPU, and for example, the operation steps may be that when the server is powered on and started, the VPD in the PNOR flash is compared with the VPDs in the EEPROMs of the respective parts, and when it is detected that the VPD in the PNOR flash is not consistent with the VPDs in the EEPROMs of the respective parts, the VPD backup instruction is sent to the BMC, so that the BMC backs up the VPDs of the plurality of parts to the PNOR flash when receiving the VPD backup instruction sent by the CPU; when the VPD in the PNOR flash is detected to be consistent with the VPD in the EEPROMs of all the parts, the VPD of the parts does not need to be backed up to the PNOR flash. The embodiment does not limit the specific event type that the VPD in the PNOR flash is inconsistent with the VPD in each component EEPROM, for example, when the PNOR flash is powered on and started for the first time, the PNOR flash does not have VPD information, and thus is inconsistent with the VPD in each component EEPROM; it may be replacement part information in which the VPD in the EEPROM of each part to be replaced does not coincide with the VPD in the PNOR flash. The same components each have a unique PN/SN (Serial Number) stored in the VPD. The present embodiment does not limit the specific manner of determining whether the VPD in the PNOR flash is consistent with the VPD in each component EEPROM, for example, the method may compare the PN in the component EEPROM with the PN in the PNOR flash, and if the two are the same, it indicates that the VPD in the PNOR flash is consistent with the VPD in the component EEPROM; the SN in the component EEPROM may be compared with the SN in the PNOR flash, and if the two are the same, it indicates that the VPD in the PNOR flash and the VPD in the component EEPROM are the same. The present embodiment does not limit the specific storage manner for backing up the VPDs of the components to the PNOR flash, and for example, the VPDs of the components may be backed up to a plurality of continuous storage units of the PNOR flash; the VPD, which may also be a pre-backed up plurality of components contained in the PNOR flash, is stored in a plurality of non-contiguous memory locations of the PNOR flash. Further, the present embodiment does not limit the specific storage order of VPDs of the respective components. The present embodiment is not limited to the operation after the VPDs of the plurality of components are backed up in the PNOR flash, and for example, the VPDs in the EEPROMs of the components may be backed up in the PNOR flash, and then flag bits may be sequentially set for the VPDs of the components. Taking MVPD/SPD/PVPD as an example: the flag bit may be PNOR _ MVPD _ VALID/PNOR _ SPD _ VALID/PNOR _ PVPD _ VALID. The establishment of the flag bit prevents the occurrence of an exception in the process of loading the VPD into the PNOR flash in the EEPROM.
S202: and when a request instruction for acquiring the VPD in the BMC, which is sent by the CPU, is received, the VPD in the PNOR flash is sent to the CPU.
This step is similar to step S102 and will not be described herein.
Based on the embodiment, the VPD information of each component is backed up in the PNOR flash, so that when the VPD of each component needs to be acquired, the VPD of each component can be acquired from the PNOR flash only by communicating with the PNOR flash, and the efficiency of acquiring the VPD in the starting process of the server is greatly improved because the VPD information does not need to be frequently communicated with the EEPROM of each component.
Referring to fig. 3, fig. 4 and fig. 5, fig. 3 is a schematic flow chart of a VPD obtaining method according to an embodiment of the present disclosure, fig. 4 is an overall structure diagram of a VPD obtaining method according to an embodiment of the present disclosure, and fig. 5 is a VPD storage layout diagram of each component in a PNOR flash of a VPD obtaining method according to an embodiment of the present disclosure, where the VPD obtaining process is described below by referring to specific examples:
1. the server is powered on and started, wherein the Host has an overall structure as shown in fig. 4, a CPU (including an EEPROM storing MVPD) is connected to DIMM0 (Dual-Inline-Memory-Modules) and DIMMn (DIMM 0 and DIMMn including an EEPROM storing SPD) and the EEPROM storing PVPD through IIC, the CPU is connected to a BMC through LPC, and the BMC is connected to PNOR flash through SPI;
2. the Host loads the VPD in the EEPROM of each part to the PNOR flash; the VPD storage layout of each component in the PNOR flash is shown in FIG. 5, and the MVPD, the SPD and the PVPD are sequentially stored in 3 continuous storage units of the PNOR flash;
3. when needing to acquire the VPD of a certain component, host sends an IPMI instruction to BMC, wherein the IPMI instruction comprises an instruction for acquiring the VPD in PNOR flash and a request instruction for acquiring the VPD in the BMC;
4. when an instruction for acquiring the VPD in the PNOR flash is received, the BMC accesses the PNOR flash through the SPI and places the VPD in an LPC space;
5. and the Host sends a request instruction for acquiring the VPD in the BMC to the BMC, and the LPC space is accessed to acquire the VPD.
In the following, a VPD obtaining apparatus, a device and a computer readable storage medium provided by the embodiments of the present application are introduced, and the VPD obtaining apparatus, the device and the computer readable storage medium described below and the VPD obtaining method described above may be referred to correspondingly.
Referring to fig. 6, fig. 6 is a block diagram of a VPD obtaining apparatus according to an embodiment of the present disclosure, where the apparatus may include:
the system comprises an acquisition data module 100, which is used for acquiring the VPD in a PNOR flash when the BMC receives an instruction sent by a CPU (central processing unit) in the starting process of acquiring the VPD in the PNOR flash, wherein the PNOR flash comprises pre-backed VPDs of a plurality of components;
a data sending module 200, configured to send the obtained VPD in the PNOR flash to the CPU when receiving a request instruction sent by the CPU to obtain the VPD in the BMC.
Based on the embodiment, the VPD information of each component is backed up in the PNOR flash, when the VPD of each component needs to be acquired, the VPD of each component can be acquired from the PNOR flash only by communicating with the PNOR flash, and the efficiency of acquiring the VPD in the starting process of the server is greatly improved because the VPD information does not need to be frequently communicated with the EEPROM of each component.
Based on the above embodiment, the data sending module 200 is specifically a module that sends the obtained VPD in the PNOR flash to the CPU through LPC when the BMC receives a request instruction sent by the CPU to obtain the VPD in the BMC.
Based on the above embodiments, the data obtaining module 100 is specifically a module that, when receiving an instruction sent by a CPU to obtain a VPD in a PNOR flash during a boot process, a BMC obtains the VPD in the PNOR flash and stores the VPD in an LPC space of the BMC, where the PNOR flash includes a plurality of pre-backed-up VPDs of components.
Based on the above embodiments, the data obtaining module 100 is specifically a module that, when receiving an instruction sent by a CPU in a boot process to obtain a VPD in a PNOR flash, obtains the VPD in the PNOR flash through an SPI and in a format of a base address of the VPD + an offset, where the PNOR flash includes VPDs of a plurality of components backed up in advance.
Based on the foregoing embodiments, the data obtaining module 100 may include:
and the data backup unit is used for backing up the VPDs of the components to the PNOR flash through a BMC when receiving a VPD backup instruction sent by the CPU, so that the PNOR flash comprises the VPDs of the components backed up in advance, wherein the VPD backup instruction is sent by the CPU when detecting that the VPDs in the PNOR flash are not consistent with the VPDs of the components.
Based on the above embodiment, the data backup unit may include:
a storage data unit for backing up the VPDs of the plurality of components into a plurality of contiguous storage units of the PNOR flash.
Based on the above embodiment, the present application further provides a VPD acquisition device, including: a memory and a processor, wherein the memory is used for storing a computer program; a processor, configured to implement the steps of the VPD obtaining method according to the foregoing embodiments when executing a computer program. Of course, the VPD acquisition device may also include various necessary network interfaces, power supplies, and other components.
The present application further provides a computer-readable storage medium, where a computer program is stored on the computer-readable storage medium, and when the computer program is executed by a processor, the steps of the VPD obtaining method according to the foregoing embodiments are implemented. The storage medium may include: various media capable of storing program codes, such as a usb disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk, or an optical disk.
The principle and the implementation of the present application are described herein by applying specific examples, and in order to make the various embodiments have a progressive relationship, each embodiment focuses on the differences from the other embodiments, and the same and similar parts among the various embodiments may be referred to each other. For the apparatus disclosed in the embodiments, reference is made to the corresponding method section. The above description of the embodiments is only intended to help understand the method of the present application and its core ideas. It will be apparent to those skilled in the art that various changes and modifications can be made in the present invention without departing from the principles of the invention, and these changes and modifications also fall within the scope of the claims of the present application.
It is further noted that, in the present specification, relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising a … …" does not exclude the presence of another identical element in a process, method, article, or apparatus that comprises the element.
Claims (10)
1. A VPD acquisition method, comprising:
the method comprises the steps that when a BMC receives an instruction, sent by a CPU in the starting process, of acquiring a VPD in a PNOR flash, the VPD in the PNOR flash is acquired, wherein the PNOR flash comprises VPDs of a plurality of components backed up in advance;
and when a request instruction for acquiring the VPD in the BMC, which is sent by the CPU, is received, the VPD in the PNOR flash is sent to the CPU.
2. The VPD acquisition method according to claim 1, wherein the sending the VPD in the acquired PNOR flash to the CPU comprises:
and sending the VPD in the obtained PNOR flash to the CPU through LPC.
3. The VPD acquisition method according to claim 1, wherein the acquiring the VPD in the PNOR flash comprises:
and acquiring the VPD in the PNOR flash, and storing the VPD in the LPC space of the BMC.
4. The VPD acquisition method according to claim 3, wherein the acquiring the VPD in the PNOR flash comprises:
acquiring the VPD in the PNOR flash through the SPI and in a format of a base address + an offset of the VPD.
5. The VPD acquisition method according to any one of claims 1 to 4, wherein the VPD including a plurality of pre-backed up components in the PNOR flash comprises:
when receiving a VPD backup instruction sent by the CPU, backing up VPDs of the components to the PNOR flash through a BMC so that the PNOR flash comprises the VPDs of the components backed up in advance, wherein the VPD backup instruction is sent by the CPU when the VPD in the PNOR flash is detected to be inconsistent with the VPDs of the components.
6. The VPD acquisition method of claim 6, wherein the backing up the VPDs of the plurality of components to the PNOR flash comprises:
backing up VPDs of the plurality of components into a plurality of contiguous memory locations of the PNOR flash.
7. A VPD acquisition apparatus, comprising:
the system comprises an acquisition data module, a bus controller module and a bus controller module, wherein the acquisition data module is used for acquiring the VPD in the PNOR flash when the BMC receives an instruction of acquiring the VPD in the PNOR flash sent by a CPU in the starting process, and the PNOR flash comprises the VPD of a plurality of pre-backed-up components;
and the data sending module is used for sending the VPD in the obtained PNOR flash to the CPU when receiving a request instruction sent by the CPU for obtaining the VPD in the BMC.
8. The VPD obtaining apparatus according to claim 7, wherein the data sending module is specifically a module that sends the obtained VPD in the PNOR flash to the CPU through LPC when the BMC receives a request instruction sent by the CPU to obtain the VPD in the BMC.
9. A VPD acquisition device, comprising:
a memory for storing a computer program;
a processor for implementing the steps of the VPD acquisition method according to any one of claims 1 to 6 when executing the computer program.
10. A computer-readable storage medium characterized by: the computer readable storage medium has stored thereon a computer program which, when executed by a processor, implements the steps of the VPD acquisition method according to any one of claims 1 to 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211164167.2A CN115794232A (en) | 2022-09-23 | 2022-09-23 | VPD (virtual private display) acquisition method, device, equipment and computer-readable storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211164167.2A CN115794232A (en) | 2022-09-23 | 2022-09-23 | VPD (virtual private display) acquisition method, device, equipment and computer-readable storage medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115794232A true CN115794232A (en) | 2023-03-14 |
Family
ID=85432138
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211164167.2A Pending CN115794232A (en) | 2022-09-23 | 2022-09-23 | VPD (virtual private display) acquisition method, device, equipment and computer-readable storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115794232A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117150583A (en) * | 2023-08-30 | 2023-12-01 | 上海合芯数字科技有限公司 | Access protection method and device applied to PNOR flash |
-
2022
- 2022-09-23 CN CN202211164167.2A patent/CN115794232A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117150583A (en) * | 2023-08-30 | 2023-12-01 | 上海合芯数字科技有限公司 | Access protection method and device applied to PNOR flash |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8296521B2 (en) | Method of configuring non-volatile memory for a hybrid disk drive | |
| US10372639B2 (en) | System and method to avoid SMBus address conflicts via a baseboard management controller | |
| US10152264B1 (en) | Memory device update system | |
| CN111857840B (en) | BIOS (basic input output system) starting method and device | |
| CN107980119B (en) | Server management method and server | |
| JP2010044635A (en) | File server system and file server system boot method | |
| CN116521429B (en) | Asset information reporting method and device, storage medium and electronic equipment | |
| CN111522602B (en) | Method for starting communication device | |
| CN115794232A (en) | VPD (virtual private display) acquisition method, device, equipment and computer-readable storage medium | |
| US11861349B2 (en) | Modular firmware updates in an information handling system | |
| US11226755B1 (en) | Core dump in a storage device | |
| CN110515540B (en) | Method and device for topology of hard disk | |
| CN112912743B (en) | Calculation force control method, device, equipment and storage medium | |
| US20080066087A1 (en) | Combining resources of multiple BIOS ROMS and managing them as a single entity | |
| CN108985402B (en) | RAID card information acquisition method and related device | |
| CN114048465B (en) | Stack state detection method, device, equipment and storage medium | |
| CN115878327A (en) | Bus reservation method, device, server, electronic equipment and storage medium | |
| CN113791905A (en) | Computing resource allocation method and device, electronic equipment and storage medium | |
| US10795771B2 (en) | Information handling system with reduced data loss in block mode | |
| CN114546899A (en) | USB device connection method, system and computer readable storage medium | |
| US11733927B2 (en) | Hybrid solid-state drive | |
| CN113961302A (en) | Resource allocation method, device, electronic equipment and storage medium | |
| CN117687703B (en) | Method, device and system for starting server, storage medium and electronic equipment | |
| CN109358808B (en) | Data processing method, system and related components | |
| CN113495746B (en) | Program upgrading method, device, medium and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |