CN115598420A - Method, device and equipment for calculating phase delay time and storage medium - Google Patents

Method, device and equipment for calculating phase delay time and storage medium Download PDF

Info

Publication number
CN115598420A
CN115598420A CN202211620907.9A CN202211620907A CN115598420A CN 115598420 A CN115598420 A CN 115598420A CN 202211620907 A CN202211620907 A CN 202211620907A CN 115598420 A CN115598420 A CN 115598420A
Authority
CN
China
Prior art keywords
voltage signal
current signal
signal
delay time
phase delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202211620907.9A
Other languages
Chinese (zh)
Other versions
CN115598420B (en
Inventor
刘伟
李军
施贻蒙
王坤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Feishide Technology Co ltd
Original Assignee
Hangzhou Feishide Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Feishide Technology Co ltd filed Critical Hangzhou Feishide Technology Co ltd
Priority to CN202211620907.9A priority Critical patent/CN115598420B/en
Publication of CN115598420A publication Critical patent/CN115598420A/en
Application granted granted Critical
Publication of CN115598420B publication Critical patent/CN115598420B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R25/00Arrangements for measuring phase angle between a voltage and a current or between voltages or currents
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R23/00Arrangements for measuring frequencies; Arrangements for analysing frequency spectra
    • G01R23/16Spectrum analysis; Fourier analysis

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

The application discloses a method, a device, equipment and a storage medium for calculating phase delay time, wherein the method comprises the following steps: acquiring a current signal acquired by a first channel and a voltage signal acquired by a second channel of the oscilloscope in the process of recovering the blocking of the semiconductor device; carrying out frequency domain analysis on a current signal or a voltage signal to obtain an oscillation period of the current signal or the voltage signal, wherein the frequency of the current signal is the same as that of the voltage signal; performing time domain analysis on the current signal and the voltage signal to obtain a phase difference between the current signal and the voltage signal; and calculating the phase delay time between the first channel and the second channel of the oscilloscope on the basis of the oscillation period and the phase difference, and improving the universality of calculating the phase delay time between the two channels of the oscilloscope.

Description

Method, device and equipment for calculating phase delay time and storage medium
Technical Field
The present application relates to the field of power electronics technologies, and in particular, to a method, an apparatus, a device, and a storage medium for calculating a phase delay time.
Background
With the development of power electronic technology, an oscilloscope needs to measure voltage and current waveforms in the power semiconductor switching process at the same time, and because the frequency responses of the acquisition probes of voltage and current signals are inconsistent, the voltage and current signals acquired by the oscilloscope by the two probes at the same time have phase delay time.
The phase delay time is fixed and is obtained by substituting the oscillation period and the phase difference into a correlation formula. However, in the prior art, in the field of power electronics, for obtaining the phase difference, first, the Vce1 voltage platform obtained by the first channel and the current change rate di/dt obtained by the second channel are used to calculate the stray inductance Ls; then, calculating an actual Vce2 in the second channel by using the current change rate di/dt, the ideal voltage Vceo and the stray inductance Ls acquired by the second channel; and finally, obtaining a phase difference according to the difference value of the actual Vce2 calculated by the first channel Vce1 and the second channel of the oscilloscope. This solution is implemented because the stray inductance Ls can be calculated by the first channel Vce1 voltage platform, but during the turn-on process of the third generation semiconductor device, the voltage platform of Vce1 is not available, and when the power semiconductor to be measured is the third generation semiconductor, the universality is poor.
Disclosure of Invention
Based on the above problems, the present application provides a method, an apparatus, a device, and a storage medium for obtaining a phase delay time, so as to improve the generality of the phase delay time calculation between two channels of an oscilloscope.
The embodiment of the application discloses the following technical scheme:
in a first aspect, the present application provides a method for obtaining a bit delay time, where the method includes:
acquiring a current signal acquired by a first channel and a voltage signal acquired by a second channel of the oscilloscope in the process of recovering blocking of the semiconductor device;
performing frequency domain analysis on a current signal or a voltage signal to obtain an oscillation period of the current signal or the voltage signal, wherein the frequency of the current signal is the same as that of the voltage signal;
performing time domain analysis on the current signal and the voltage signal to obtain a phase difference between the current signal and the voltage signal;
calculating a phase delay time based on the oscillation period and the phase difference.
Optionally, the performing time domain analysis on the current signal and the voltage signal to obtain a phase difference between the current signal and the voltage signal includes:
determining two adjacent peaks or valleys between the current signal and the voltage signal;
and obtaining the phase difference between the current signal and the voltage signal according to a first time point corresponding to the wave crest or the wave trough of the current signal and a second time point corresponding to the wave crest or the wave trough of the voltage signal.
Optionally, the performing frequency domain analysis on the current signal or the voltage signal to obtain an oscillation period of the current signal or the voltage signal includes:
transforming the current signal or the voltage signal from a time domain to a frequency domain by adopting a Fast Fourier Transform (FFT) algorithm;
and analyzing the current signal or the voltage signal in the frequency domain to obtain the oscillation period of the current signal or the voltage signal.
Optionally, the manner of calculating the phase delay time based on the oscillation period and the phase difference is as follows:
Figure 664517DEST_PATH_IMAGE001
wherein, t delay Representing the phase delay time, T s Representing the period of oscillation, t ph Representing the phase difference between the current signal and the voltage signal.
In a second aspect, the present application provides an apparatus for obtaining a phase delay time, the apparatus comprising:
the device comprises an acquisition module, a frequency domain analysis module, a time domain analysis module and a calculation module;
the acquisition module is used for acquiring a current signal acquired by a first channel and a voltage signal acquired by a second channel of the oscilloscope in the process of recovering the blocking of the semiconductor device;
the frequency domain analysis module is used for carrying out frequency domain analysis on the current signal or the voltage signal to obtain the oscillation period of the current signal or the voltage signal, and the frequency of the current signal is the same as that of the voltage signal;
the time domain analysis module is used for performing time domain analysis on the current signal and the voltage signal to obtain a phase difference between the current signal and the voltage signal;
the calculating module is used for calculating the phase delay time based on the oscillation period and the phase difference.
Optionally, the time domain analysis module is specifically configured to:
determining two adjacent peaks or valleys between the current signal and the voltage signal;
and obtaining the phase difference between the current signal and the voltage signal according to a first time point corresponding to the wave crest or the wave trough of the current signal and a second time point corresponding to the wave crest or the wave trough of the voltage signal.
Optionally, the frequency domain analysis module is specifically configured to:
transforming the current signal or the voltage signal from a time domain to a frequency domain by adopting a Fast Fourier Transform (FFT) algorithm;
and analyzing the current signal or the voltage signal in the frequency domain to obtain the oscillation period of the current signal or the voltage signal.
Optionally, the calculation module calculates the phase delay time by the following formula:
Figure 316078DEST_PATH_IMAGE001
wherein, t delay Representing the phase delay time, T s Representing the period of oscillation, t ph Representing the phase difference between the current signal and the voltage signal.
In a third aspect, the present application provides an apparatus for calculating a phase delay time, the apparatus comprising: a memory, a processor;
the memory for storing a computer program;
the processor, when executing the computer program, is configured to implement the steps of the method of calculating a phase delay time according to any of the first aspect.
In a fourth aspect, the present application provides a computer readable storage medium having stored thereon a computer program which, when executed by a processor, implements the steps of the method of calculating a phase delay time according to any one of the first aspect.
Firstly, acquiring a current signal acquired by a first channel and a voltage signal acquired by a second channel of an oscilloscope in the process of recovering and blocking a semiconductor device; secondly, carrying out frequency domain analysis on the current signal or the voltage signal to obtain an oscillation period of the current signal or the voltage signal, wherein the frequency of the current signal is the same as that of the voltage signal; then, performing time domain analysis on the current signal and the voltage signal to obtain a phase difference between the current signal and the voltage signal; finally, a phase delay time is calculated based on the oscillation period and the phase difference.
Compared with the prior art, the method has the following beneficial effects:
the voltage signal and the current signal are directly analyzed to obtain the phase difference between the voltage signal and the current signal, the dependence on a Vce or Vds voltage platform appearing in the opening process of the semiconductor device is avoided, and the universality of the method for calculating the phase delay time is improved.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art that other drawings can be obtained according to the drawings without inventive exercise.
Fig. 1 is a flowchart of a method for calculating a phase delay time according to an embodiment of the present application;
FIG. 2 is a schematic diagram of frequency domain analysis provided in an embodiment of the present application;
fig. 3 is a schematic diagram of time domain analysis provided in an embodiment of the present application;
fig. 4 is a schematic structural diagram of an apparatus for calculating a phase delay time according to an embodiment of the present disclosure.
Detailed Description
The terms "first", "second" and "third", etc. in the description and claims of this application and the description of the drawings are used for distinguishing between different objects and not for limiting a particular order.
In the embodiments of the present application, words such as "exemplary" or "for example" are used to mean serving as an example, instance, or illustration. Any embodiment or design described herein as "exemplary" or "e.g.," is not necessarily to be construed as preferred or advantageous over other embodiments or designs. Rather, use of the word "exemplary" or "such as" is intended to present concepts related in a concrete fashion.
As described above, the current method must calculate the voltage value Vce2 of the second channel of the oscilloscope with the known stray inductance Ls. Comparing the obtained Vce1 of the first channel with the calculated Vce2 of the second channel to obtain a phase difference, and then compensating the phase of the current signal or the voltage signal according to the phase difference. Through research, in order to accurately calculate the stray inductance Ls, a voltage platform of Vce1 acquired by the first channel is required, but the voltage platform of Vce1 is not available in the turn-on process of the third generation semiconductor device.
In view of this, the embodiment of the present application discloses a method for calculating a phase delay time, first, analyzing a first voltage signal and a first current signal of a switching device to obtain a phase difference between the first voltage signal and the first current signal; then, analyzing the first voltage signal of the switching device to obtain the oscillation period of the switching device; and finally, calculating the phase delay time according to the phase difference and the oscillation period. The voltage signal and the current signal are directly analyzed to obtain the phase difference between the voltage signal and the current signal, the voltage platform of Vce generated in the switching-on process of a switching device is avoided being relied on, and the universality of the method for calculating the phase delay time is improved.
In order to make the technical solutions of the present application better understood, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
Referring to fig. 1, it is a flowchart of a method for calculating a phase delay time according to this embodiment.
As shown in fig. 1, the calculation method includes:
s101: and acquiring a current signal acquired by a first channel and a voltage signal acquired by a second channel of the oscilloscope in the process of recovering the blocking of the semiconductor device.
The semiconductor device may be a first generation semiconductor switching device, a second generation semiconductor switching device, or a third generation semiconductor switching device. Among them, the first generation semiconductor materials, represented by silicon (Si) and germanium (Ge), particularly silicon, form the basis of all logic devices; the second generation semiconductor material mainly refers to compound semiconductor materials, represented by gallium arsenide (GaAs) and indium phosphide (InP); the third generation semiconductor material, invented and applied in the early years of this century, has emerged as a new semiconductor material having a wide bandgap (Eg > 2.3 eV) characteristic, such as silicon carbide (SiC), gallium nitride (GaN), zinc oxide (ZnO), diamond (C), aluminum nitride (AlN), and has been also called a wide bandgap semiconductor material.
The recovery blocking process may be a second turn-on process of the semiconductor device.
S102: and carrying out frequency domain analysis on the current signal or the voltage signal to obtain the oscillation period of the current signal or the voltage signal, wherein the frequency of the current signal is the same as that of the voltage signal.
The oscilloscope samples the current or voltage signal waveform and then converts the sample to a discrete value. Because a transform occurs, fourier transforms cannot be performed on these data, and a Discrete Fourier Transform (DFT) can be used, the result being a frequency domain signal in discrete form.
Specifically, a Fast Fourier Transform (FFT) algorithm is adopted to transform a current signal or a voltage signal from a time domain to a frequency domain; and analyzing the current signal or the voltage signal in the frequency domain to obtain the oscillation period of the current signal or the voltage signal.
Preferably, the voltage signal is transformed from the time domain to the frequency domain using an FFT; and analyzing the voltage signal in the frequency domain to obtain the oscillation period of the voltage signal.
Fast Fourier Transform (FFT) is an implementation of DFT that is computationally inexpensive, but essentially a decomposition of the signal that acts to convert a current or voltage signal from the time domain to the frequency domain.
The current signal and the voltage signal in this embodiment are of the same frequency, that is, the current signal may be transformed into a frequency domain through an FFT algorithm, and an oscillation period of the current signal is obtained by a waveform of the current signal in the frequency domain; the voltage signal can also be transformed into the frequency domain through an FFT algorithm, and the oscillation period of the voltage signal is obtained by the waveform of the voltage signal in the frequency domain. Wherein the oscillation period of the current signal is equal to the oscillation period of the voltage signal.
Fig. 2 is a waveform diagram of a voltage signal in a frequency domain, from which the oscillation period of the voltage signal can be directly read.
S103: and performing time domain analysis on the current signal and the voltage signal to obtain a phase difference between the current signal and the voltage signal.
Specifically, two adjacent peaks or valleys between the current signal and the voltage signal are determined; and obtaining the phase difference between the current signal and the voltage signal according to the first time point corresponding to the wave crest or the wave trough of the current signal and the second time point corresponding to the wave crest or the wave trough of the voltage signal.
In some possible implementations, the first time point may be a time point corresponding to a current peak, the second time point may be a time point corresponding to a voltage peak, and the phase difference between the current signal and the voltage signal is obtained according to the first time point corresponding to the current signal peak and the second time point corresponding to the voltage signal peak.
In some possible implementation manners, the first time point may be a time point corresponding to a current trough, the second time point may be a time point corresponding to a voltage trough, and the phase difference between the current signal and the voltage signal is obtained according to the first time point corresponding to the current signal trough and the second time point corresponding to the voltage signal trough.
In other possible implementations, the first time point may be a time point corresponding to 1/2 between peaks and troughs of the current, and the second time point may be a time point corresponding to 1/2 between peaks and troughs of the voltage.
As an example, take a complete current waveform and voltage waveform with a period T s If the first point in time corresponds to the current waveform T s At the point in time/n, the second point in time corresponds to the voltage waveform T s And the time point corresponding to the position/n, and the phase difference between the first time point and the second time point can be obtained according to the first time point and the second time point.
As shown in fig. 3, the peaks of the first voltage are, from left to right, peak 1, peak 2, and peak 3 … … peak 8; the wave peaks of the first current are respectively wave peak 1, wave peak 2 and wave peak 3 … … wave peak 8 from left to right. The two adjacent peaks of the current signal and the voltage signal may be a peak 1 of the current signal and a peak 1 of the first voltage signal, or a peak 2 of the current signal and a peak 2 of the voltage signal. This embodiment does not describe every adjacent peak that meets the requirement.
S104: and calculating the phase delay time according to the oscillation period and the phase difference.
Specifically, the phase delay time is calculated by:
Figure 892553DEST_PATH_IMAGE001
wherein, t delay Representing the minimum phase delay time, T, between the current signal and the voltage signal s Representing the period of oscillation, t ph Representing the absolute value of the phase difference between the current signal and the voltage signal.
Specifically, the phase delay time can be calculated using the following equation:
Figure 22183DEST_PATH_IMAGE002
n represents the number of oscillation cycles, and when the oscillation frequency of the system is high or the delay is large, the calculated value of the delay may be added or subtracted by n oscillation cycles.
Firstly, acquiring a current signal acquired by a first channel and a voltage signal acquired by a second channel of an oscilloscope in the process of recovering and blocking a semiconductor device; secondly, carrying out frequency domain analysis on the current signal or the voltage signal to obtain an oscillation period of the current signal or the voltage signal, wherein the frequency of the current signal is the same as that of the voltage signal; then, performing time domain analysis on the current signal and the voltage signal to obtain a phase difference between the current signal and the voltage signal; finally, a phase delay time is calculated based on the oscillation period and the phase difference.
The voltage signal and the current signal are directly analyzed to obtain the phase difference between the voltage signal and the current signal, the Vce voltage platform appearing in the switching-on process of the switching device is avoided being relied on, and the universality of the method for calculating the phase delay time is improved.
Referring to fig. 4, this figure is a schematic structural diagram of an apparatus for calculating a phase delay time according to this embodiment.
As shown in fig. 4, the phase compensation device includes: an obtaining module 401, a frequency domain analyzing module 402, a time domain analyzing module 403 and a calculating module 404;
the acquiring module 401 is configured to acquire a current signal acquired by a first channel and a voltage signal acquired by a second channel of an oscilloscope in a semiconductor device blocking recovery process;
a frequency domain analysis module 402, configured to perform frequency domain analysis on the current signal or the voltage signal to obtain an oscillation period of the current signal or the voltage signal, where the frequency of the current signal is the same as that of the voltage signal;
a time domain analysis module 403, configured to perform time domain analysis on the current signal and the voltage signal to obtain a phase difference between the current signal and the voltage signal;
a calculating module 404, configured to calculate a phase delay time based on the oscillation period and the phase difference.
Optionally, the time domain analyzing module 403 is specifically configured to:
determining two adjacent peaks or valleys between the current signal and the voltage signal;
and obtaining the phase difference between the current signal and the voltage signal according to the first time point corresponding to the wave crest or the wave trough of the current signal and the second time point corresponding to the wave crest or the wave trough of the voltage signal.
Optionally, the frequency domain analyzing module 402 is specifically configured to:
transforming the current signal or the voltage signal from a time domain to a frequency domain by adopting a Fast Fourier Transform (FFT) algorithm;
and analyzing the current signal or the voltage signal in the frequency domain to obtain the oscillation period of the current signal or the voltage signal.
Optionally, the calculating module 404 calculates the phase delay time specifically by using the following formula:
Figure 633293DEST_PATH_IMAGE001
wherein, t delay Representing the minimum phase delay time, T, between the current signal and the voltage signal s Representing the period of oscillation, t ph Representing the phase difference between the current signal and the voltage signal.
Specifically, the phase delay time can be calculated using the following equation:
Figure 190176DEST_PATH_IMAGE002
n represents the number of oscillation cycles, and when the oscillation frequency of the system is very high or the delay is large, the calculated value of the delay may be added or subtracted by n oscillation cycles.
Embodiments of the present application provide a computer-readable storage medium, on which a computer program is stored, where the computer program is executed by a processor, and the computer program implements the method for calculating a phase delay time according to the embodiments of the present application.
In practice, the computer-readable storage medium may take any combination of one or more computer-readable media. The computer readable medium may be a computer readable signal medium or a computer readable storage medium. A computer readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any combination of the foregoing. More specific examples (a non-exhaustive list) of the computer readable storage medium would include the following: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In the present embodiment, a computer readable storage medium may be any tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device.
A computer readable signal medium may include a propagated data signal with computer readable program code embodied therein, for example, in baseband or as part of a carrier wave. Such a propagated data signal may take many forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof. A computer readable signal medium may also be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device.
Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing.
Computer program code for carrying out operations for aspects of the present invention may be written in any combination of one or more programming languages, including an object oriented programming language such as Java, smalltalk, C + + or the like and conventional procedural programming languages, such as the "C" programming language or similar programming languages. The program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the case of a remote computer, the remote computer may be connected to the user's computer through any type of network, including a Local Area Network (LAN) or a Wide Area Network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet service provider).
It should be noted that, in this specification, each embodiment is described in a progressive manner, and the same and similar parts between the embodiments are referred to each other, and each embodiment focuses on differences from other embodiments. The above-described embodiments of the apparatus are merely illustrative, and the units described as separate parts may or may not be physically separate, and the parts indicated as units may or may not be physical units, may be located in one position, or may be distributed on multiple network units. Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution of the present embodiment. One of ordinary skill in the art can understand and implement it without inventive effort.
The above description is only one specific embodiment of the present application, but the scope of the present application is not limited thereto, and any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope of the present application should be covered by the scope of the present application. Therefore, the protection scope of the present application shall be subject to the protection scope of the claims.

Claims (10)

1. A method of calculating a phase delay time, the method comprising:
acquiring a current signal acquired by a first channel and a voltage signal acquired by a second channel of the oscilloscope in the process of recovering the blocking of the semiconductor device;
carrying out frequency domain analysis on a current signal or a voltage signal to obtain an oscillation period of the current signal or the voltage signal, wherein the frequency of the current signal is the same as that of the voltage signal;
performing time domain analysis on the current signal and the voltage signal to obtain a phase difference between the current signal and the voltage signal;
and calculating the phase delay time between the first channel and the second channel of the oscilloscope on the basis of the oscillation period and the phase difference.
2. The method of claim 1, wherein the time domain analyzing the current signal and the voltage signal to obtain a phase difference between the current signal and the voltage signal comprises:
determining two adjacent peaks or valleys between the current signal and the voltage signal;
and obtaining the phase difference between the current signal and the voltage signal according to a first time point corresponding to the wave crest or the wave trough of the current signal and a second time point corresponding to the wave crest or the wave trough of the voltage signal.
3. The method of claim 1, wherein the frequency domain analyzing the current signal or the voltage signal to obtain the oscillation period of the current signal or the voltage signal comprises:
transforming the current signal or the voltage signal from a time domain to a frequency domain by adopting a Fast Fourier Transform (FFT) algorithm;
and analyzing the current signal or the voltage signal in the frequency domain to obtain the oscillation period of the current signal or the voltage signal.
4. The method of claim 1, wherein the phase delay time between the first and second channels of the oscilloscope is calculated based on the oscillation period and the phase difference by:
Figure 833643DEST_PATH_IMAGE001
wherein, t delay Representing the phase delay time, T s Representing the period of oscillation, t ph Representing the phase difference between the current signal and the voltage signal.
5. An apparatus for calculating a phase delay time, the apparatus comprising: the device comprises an acquisition module, a frequency domain analysis module, a time domain analysis module and a calculation module;
the acquisition module is used for acquiring a current signal acquired by a first channel and a voltage signal acquired by a second channel of the oscilloscope in the process of recovering the blocking of the semiconductor device;
the frequency domain analysis module is used for carrying out frequency domain analysis on the current signal or the voltage signal to obtain the oscillation period of the current signal or the voltage signal, and the frequency of the current signal is the same as that of the voltage signal;
the time domain analysis module is used for performing time domain analysis on the current signal and the voltage signal to obtain a phase difference between the current signal and the voltage signal;
and the calculating module is used for calculating the phase delay time between the first channel and the second channel of the oscilloscope based on the oscillation period and the phase difference.
6. The apparatus of claim 5, wherein the time domain analysis module is specifically configured to:
determining two adjacent peaks or valleys between the current signal and the voltage signal;
and obtaining the phase difference between the current signal and the voltage signal according to a first time point corresponding to the wave crest or the wave trough of the current signal and a second time point corresponding to the wave crest or the wave trough of the voltage signal.
7. The apparatus of claim 5, wherein the frequency domain analysis module is specifically configured to:
transforming the current signal or the voltage signal from a time domain to a frequency domain by adopting a Fast Fourier Transform (FFT) algorithm;
and analyzing the current signal or the voltage signal in the frequency domain to obtain the oscillation period of the current signal or the voltage signal.
8. The apparatus of claim 5, wherein the calculation module calculates the phase delay time between the first and second channels of the oscilloscope by the formula:
Figure 829281DEST_PATH_IMAGE001
wherein, t delay Representing the phase delay time, T s Representing the period of oscillation, t ph Representing the phase difference between the current signal and the voltage signal.
9. An apparatus for calculating a phase delay time, the apparatus comprising: a memory, a processor;
the memory for storing a computer program;
the processor, when executing the computer program, implementing the steps of the method of calculating a phase delay time according to any of claims 1 to 4.
10. A computer-readable storage medium, having stored thereon a computer program which, when being executed by a processor, carries out the steps of the method of calculating a phase delay time according to any one of claims 1 to 4.
CN202211620907.9A 2022-12-16 2022-12-16 Method, device and equipment for calculating phase delay time and storage medium Active CN115598420B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211620907.9A CN115598420B (en) 2022-12-16 2022-12-16 Method, device and equipment for calculating phase delay time and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211620907.9A CN115598420B (en) 2022-12-16 2022-12-16 Method, device and equipment for calculating phase delay time and storage medium

Publications (2)

Publication Number Publication Date
CN115598420A true CN115598420A (en) 2023-01-13
CN115598420B CN115598420B (en) 2023-03-10

Family

ID=84854292

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211620907.9A Active CN115598420B (en) 2022-12-16 2022-12-16 Method, device and equipment for calculating phase delay time and storage medium

Country Status (1)

Country Link
CN (1) CN115598420B (en)

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007096520A (en) * 2005-09-27 2007-04-12 Advantest Corp Electronic device, load variation compensation circuit, power supply apparatus, and test apparatus
JPWO2007037340A1 (en) * 2005-09-28 2009-04-09 日本電気株式会社 Phase difference measuring apparatus and phase comparison circuit adjusting method
KR101547266B1 (en) * 2014-05-15 2015-08-25 전자부품연구원 Apparatus and method for correcting phase between voltage and current signal of power meter and the power meter using the same
JP2015186374A (en) * 2014-03-25 2015-10-22 大倉電気株式会社 Reverse power flow monitoring apparatus for power system
JP2016033488A (en) * 2014-07-31 2016-03-10 日本電信電話株式会社 Inter-voltage/current phase delay estimation device, and its method
US20170336447A1 (en) * 2016-05-17 2017-11-23 V Square/R Llc Systems and Methods for Determining a Load Condition of an Electric Device
CN108169700A (en) * 2017-12-29 2018-06-15 诺仪器(中国)有限公司 The angular difference calibration system and method for current sensor
EP3534673A1 (en) * 2018-03-02 2019-09-04 Electrolux Appliances Aktiebolag Induction hob and method for operating an induction hob
CN111147116A (en) * 2019-12-03 2020-05-12 北京万集科技股份有限公司 Signal synthesis method and device, storage medium, and electronic device
CN111965404A (en) * 2020-10-23 2020-11-20 杭州飞仕得科技有限公司 Phase delay acquisition device and method of oscilloscope
TW202213926A (en) * 2020-05-08 2022-04-01 南韓商源多可股份有限公司 Apparatus and method for controlling variable resonance frequency
CN114488324A (en) * 2021-12-21 2022-05-13 山东大学 Wide-area electromagnetic method high-frequency information extraction method and system based on time domain signal reconstruction
CN115469126A (en) * 2022-11-14 2022-12-13 杭州飞仕得科技股份有限公司 Phase compensation method and device

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007096520A (en) * 2005-09-27 2007-04-12 Advantest Corp Electronic device, load variation compensation circuit, power supply apparatus, and test apparatus
JPWO2007037340A1 (en) * 2005-09-28 2009-04-09 日本電気株式会社 Phase difference measuring apparatus and phase comparison circuit adjusting method
JP2015186374A (en) * 2014-03-25 2015-10-22 大倉電気株式会社 Reverse power flow monitoring apparatus for power system
KR101547266B1 (en) * 2014-05-15 2015-08-25 전자부품연구원 Apparatus and method for correcting phase between voltage and current signal of power meter and the power meter using the same
JP2016033488A (en) * 2014-07-31 2016-03-10 日本電信電話株式会社 Inter-voltage/current phase delay estimation device, and its method
US20170336447A1 (en) * 2016-05-17 2017-11-23 V Square/R Llc Systems and Methods for Determining a Load Condition of an Electric Device
CN108169700A (en) * 2017-12-29 2018-06-15 诺仪器(中国)有限公司 The angular difference calibration system and method for current sensor
EP3534673A1 (en) * 2018-03-02 2019-09-04 Electrolux Appliances Aktiebolag Induction hob and method for operating an induction hob
CN111147116A (en) * 2019-12-03 2020-05-12 北京万集科技股份有限公司 Signal synthesis method and device, storage medium, and electronic device
TW202213926A (en) * 2020-05-08 2022-04-01 南韓商源多可股份有限公司 Apparatus and method for controlling variable resonance frequency
CN111965404A (en) * 2020-10-23 2020-11-20 杭州飞仕得科技有限公司 Phase delay acquisition device and method of oscilloscope
CN114488324A (en) * 2021-12-21 2022-05-13 山东大学 Wide-area electromagnetic method high-frequency information extraction method and system based on time domain signal reconstruction
CN115469126A (en) * 2022-11-14 2022-12-13 杭州飞仕得科技股份有限公司 Phase compensation method and device

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
TEJINDER SINGH: "Loss Compensated PCM GeTe-Based Latching Wideband 3-bit Switched True-Time-Delay Phase Shifters for mmWave Phased Arrays" *
戴 扬: "反向泄漏电流对GaN基 雪崩渡越时间二极管性能的影响" *
霍伟刚: "分立型电压电流探头的原位标定" *

Also Published As

Publication number Publication date
CN115598420B (en) 2023-03-10

Similar Documents

Publication Publication Date Title
US10036767B2 (en) Detection apparatus, power receiving apparatus, non-contact power transmission system and detection method
Shore Minimum cross-entropy spectral analysis
WO2021023045A1 (en) Method and apparatus for determining common period of plurality of signals, and readable storage medium
WO2006134994A1 (en) Fet characteristic measuring method
US10389374B1 (en) Offset calibration of analog-to-digital converters using a spectrum analyzer
US20190302150A1 (en) Detection apparatus, power receiving apparatus, non-contact power transmission system and detection method
US10147443B2 (en) Matching device, judgment device, and method, program, and recording medium therefor
CN115598420B (en) Method, device and equipment for calculating phase delay time and storage medium
Omelchuk et al. A closed-form ARMA-based ML-estimator of a single-tone frequency
US20140229133A1 (en) Method for Estimating Frequencies and Phases in Three Phase Power System
US20170199904A1 (en) Low memory sampling-based estimation of distinct elements and deduplication
US10585130B2 (en) Noise spectrum analysis for electronic device
US9691861B2 (en) Method for analyzing discrete traps in semiconductor devices
Sellers et al. An automated model tuning procedure for optimizing prediction of transient and dispersive behavior in wide bandgap semiconductor FETs
Carbone et al. Frequency-domain-based least-squares estimation of multifrequency signal parameters
US10705182B2 (en) Wideband ranging system
CN114328662A (en) Abnormal data positioning method and device, electronic equipment and storage medium
Sekhar et al. Adaptive window zero-crossing-based instantaneous frequency estimation
CN108982966A (en) Humorous phase angle analysis method based on linear correction algorithm
Al Maruf et al. Tighter lower bounds on the error variance of pole and residue estimates from impulse response data: an expository example
Gao et al. Analysis of second-order harmonic distortion of ADC using bispectrum
CN112560381B (en) Gallium nitride-based high electron mobility transistor simulation method, device and storage medium
Al Maruf et al. Hammersley-chapman-robbins lower bounds on pole and residue estimates from impulse response data
CN110083891A (en) A kind of calculation method of the plesiochronous linear correction factor of DFT amplitude
Renczes Numerical Problems of Sine fitting Algorithms

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant