CN115455397A - Input/output interface control method and system - Google Patents
Input/output interface control method and system Download PDFInfo
- Publication number
- CN115455397A CN115455397A CN202211333768.1A CN202211333768A CN115455397A CN 115455397 A CN115455397 A CN 115455397A CN 202211333768 A CN202211333768 A CN 202211333768A CN 115455397 A CN115455397 A CN 115455397A
- Authority
- CN
- China
- Prior art keywords
- processing unit
- input
- output interface
- access authority
- controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/30—Authentication, i.e. establishing the identity or authorisation of security principals
- G06F21/44—Program or device authentication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/60—Protecting data
- G06F21/604—Tools and structures for managing or administering access control systems
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Health & Medical Sciences (AREA)
- Bioethics (AREA)
- Health & Medical Sciences (AREA)
- Automation & Control Theory (AREA)
- Storage Device Security (AREA)
Abstract
The invention discloses an input/output interface control method and system. The method comprises the following steps: firstly, a controller acquires an identification mark of a processing unit and acquires interface access authority information through a register; the interface access authority information comes from a target register, and the target register is determined from a plurality of registers according to the identification mark; interface access authority information, which is formed by writing the access authority of each processing unit to each input/output interface into a corresponding register by the main processing unit; and then the controller determines the access authority of the processing unit to the input/output interface according to the identification mark and the interface access authority information. The method can configure the access authority of each input/output interface for each processing unit, and the controller enables different processing units to access the input/output interfaces according to the access authority of the different processing units, thereby preventing or reducing the phenomenon of mutual interference generated when the GPIO is accessed in multiple domains and improving the access efficiency of the multiple processing units to the GPIO interfaces.
Description
Technical Field
The invention relates to the technical field of computers, in particular to an input/output interface control method and system.
Background
GPIO (General-purpose input/output) controllers are widely used in operating systems of electronic devices. Many external devices or circuits need to be controlled in the operating system, some of which need to be controlled by the CPU and some of which need to provide input signals. If the traditional serial port or parallel port is used for controlling the equipment, the control is complicated, so a GPIO controller is usually used on a microprocessor.
The CPU can be used as a Domain to access a plurality of input and output interfaces on the GPIO controller, and when the Domain accesses the plurality of input and output interfaces, the phenomenon of mutual interference is easy to occur, and the normal transmission of signals is influenced.
Disclosure of Invention
In order to overcome the above problems and disadvantages, the present invention provides a method and system for controlling an input/output interface, which can prevent or reduce the mutual interference phenomenon generated when multiple domains access GPIOs.
In order to achieve the above object, the present invention first provides an input/output interface control method, which is applied to an input/output interface control system, the input/output interface control system includes a controller, a processing unit and a plurality of registers, the processing unit includes a master processing unit and a plurality of slave processing units, the controller includes a plurality of input/output interfaces, and one processing unit corresponds to one register; the input/output interface control method comprises the following steps:
the controller acquires the identification mark of the processing unit and acquires interface access authority information through the register; the interface access authority information comes from a target register, and the target register is determined from a plurality of registers according to the identification mark; interface access authority information, which is formed by writing the access authority of each processing unit to each input/output interface into a corresponding register by the main processing unit;
and the controller determines the access authority of the processing unit to the input/output interface according to the identification mark and the interface access authority information.
Optionally, the input/output interface control system further includes a mapping unit, and the identification mark includes a first identification mark; the step of acquiring the identification of the processing unit by the controller comprises the following steps:
the controller receives mapping information from the mapping unit; the mapping information is obtained by the mapping unit according to the address information of the processing unit, and the address information comes from the access request of the processing unit;
the controller obtains a first identification mark of the processing unit according to the mapping information.
Optionally, the input/output interface control system further includes a decoding unit, the identifier includes a second identifier, the second identifier is obtained by the decoding unit decoding the access request of the processing unit, and the target register is determined from the plurality of registers according to the second identifier.
Optionally, the input/output interface control system further includes a peripheral bus, and the step of receiving the mapping information from the mapping unit by the controller includes:
the controller acquires the mapping information from the mapping unit through the peripheral bus.
Optionally, the processing unit is communicatively coupled to the decoding unit via a peripheral bus, and the decoding unit is communicatively coupled to the register via the peripheral bus.
Optionally, the input/output interface control system further includes a line selection unit; the method for acquiring the interface access authority information by the controller through the register comprises the following steps:
the controller establishes communication connection with the target register through the line selection unit;
the controller acquires interface access authority information from the line selection unit; the interface access authority information is from a destination register determined by the line selection unit from the plurality of registers based on the identification tag.
The invention also provides an input/output interface control system, which comprises a controller, a processing unit and a plurality of registers, wherein the processing unit comprises a main processing unit and a plurality of slave processing units; the controller further includes:
the acquisition module is used for acquiring the identification mark of the processing unit and acquiring interface access authority information through a register; the interface access authority information comes from a target register, and the target register is determined from a plurality of registers according to the identification mark; interface access authority information, which is formed by writing the access authority of each processing unit to each input/output interface into a corresponding register by the main processing unit;
and the determining module is used for determining the access authority of the processing unit to the input and output interface according to the identification mark and the interface access authority information.
Optionally, the input/output interface control system further includes a mapping unit, where the identification identifier includes a first identification identifier, and the obtaining module is further configured to receive mapping information from the mapping unit, and obtain the first identification identifier of the processing unit according to the mapping information; the mapping information is obtained by the mapping unit based on address information of the processing unit, the address information being from an access request of the processing unit.
Optionally, the input/output interface control system further includes a decoding unit, where the identifier includes a second identifier, the decoding unit is configured to decode the access request of the processing unit to obtain the second identifier, and the target register is determined from the plurality of registers according to the second identifier.
Optionally, the input/output interface control system further includes a line selection unit, where the line selection unit is configured to determine a target register from the plurality of registers according to the identification identifier, and the controller establishes a communication connection with the target register through the line selection unit and obtains interface access right information from the target register from the line selection unit.
Compared with the prior art, the invention has the beneficial effects that: firstly, a controller acquires an identification mark of a processing unit and acquires interface access authority information through a register; the interface access authority information comes from a target register, and the target register is determined from a plurality of registers according to the identification mark; interface access authority information, which is formed by writing the access authority of each processing unit to each input/output interface into a corresponding register by the main processing unit; and then the controller determines the access authority of the processing unit to the input/output interface according to the identification mark and the interface access authority information. The access authority of each input/output interface can be configured for each processing unit through the method, and the controller enables different processing units to access the input/output interfaces according to the access authority of the different processing units, so that the phenomenon of mutual interference generated when the GPIO is accessed in multiple domains is prevented or reduced, and the access efficiency of the multiple processing units to the GPIO interfaces is improved.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the invention and together with the description, serve to explain the principles of the invention. It is obvious that the drawings in the following description are only some embodiments of the invention, and that for a person skilled in the art, other drawings can be derived from them without inventive effort. In the drawings:
FIG. 1 is a first block diagram of an input/output interface control system according to an embodiment of the present invention;
FIG. 2 is a flowchart illustrating a first step of a method for controlling an input/output interface according to an embodiment of the present invention;
FIG. 3 is a flowchart illustrating a second step of a method for controlling an input/output interface according to an embodiment of the present invention;
FIG. 4 is a second schematic diagram of an input/output interface control system according to an embodiment of the present invention;
FIG. 5 is a block diagram of a controller according to an embodiment of the present invention;
fig. 6 is a schematic diagram of an architecture of a computer system of an electronic device according to an embodiment of the present invention.
Detailed Description
Example embodiments will now be described more fully with reference to the accompanying drawings. Example embodiments may, however, be embodied in many different forms and should not be construed as limited to the examples set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of example embodiments to those skilled in the art.
Furthermore, the described features, structures, or characteristics may be combined in any suitable manner in one or more embodiments. In the following description, numerous specific details are provided to provide a thorough understanding of embodiments of the invention. One skilled in the relevant art will recognize, however, that the invention can be practiced without one or more of the specific details, or with other methods, components, devices, steps, and so forth. In other instances, well-known methods, devices, implementations or operations have not been shown or described in detail to avoid obscuring aspects of the invention.
The block diagrams shown in the figures are functional entities only and do not necessarily correspond to physically separate entities. I.e. these functional entities may be implemented in the form of software, or in one or more hardware modules or integrated circuits, or in different networks and/or processor means and/or microcontroller means.
The flow charts shown in the drawings are merely illustrative and do not necessarily include all of the contents and operations/steps, nor do they necessarily have to be performed in the order described. For example, some operations/steps may be decomposed, and some operations/steps may be combined or partially combined, so that the actual execution sequence may be changed according to the actual situation.
Details of implementation of the technical solution of the embodiment of the present invention are set forth in detail below.
An embodiment of the present invention provides an input/output interface control method, which is applied to an input/output interface control system, as shown in fig. 1, the input/output interface control system includes a controller 1, a processing unit 2, and a plurality of registers 3, the processing unit 2 includes a master processing unit and a plurality of slave processing units, the controller 1 includes a plurality of input/output interfaces, and one processing unit 2 corresponds to one register 3. As shown in fig. 2, the input/output interface control method includes steps 100 and 200, which are specifically as follows:
And step 200, the controller 1 determines the access authority of the processing unit 2 to the input/output interface according to the identification mark and the interface access authority information.
Through the steps, the access authority of each input/output interface can be configured for each processing unit, and the controller enables different processing units to access the input/output interfaces according to the access authority of the different processing units, so that the phenomenon of mutual interference generated when GPIO is accessed in multiple domains is prevented or reduced, and the access efficiency of the multiple processing units to the GPIO interfaces is improved.
In one embodiment, the controller 1 is a GPIO controller, which may be of the type Synopsys DW _ apb _ GPIO, and includes 32I/O interfaces (I/O interfaces). The processing unit 2 is a CPU Domain, and the processing unit may include a plurality of domains, for example, four domains in this embodiment are Domain0, domain1, domain2, and Domain3. Wherein, domain0 is a master processing unit, and Domain1, domain2 and Domain3 are all slave processing units. Accordingly, the identification of the processing element may include the number of the processing element, such as Domain0, domain1, domain2, domain3, etc.
During the start-up of the operating system, the I/O interface access authority possessed by the master processing unit and the slave processing unit is written into the corresponding register 3 of each processing unit 2 by the master processing unit. For example, the register 3 includes a register CSR0, a register CSR1, a register CSR2, and a register CSR3. The main processing unit Domain0 corresponds to the register CSR0, the sub processing unit Domain1 corresponds to the register CSR1, the sub processing unit Domain2 corresponds to the register CSR2, and the sub processing unit Domain3 corresponds to the register CSR3.
During normal operation of the operating system, the main processing unit Domain0 reads its own access right to the I/O interface on the controller from the register CSR0, the slave processing unit Domain1 reads its own access right to the I/O interface on the controller from the register CSR1, the slave processing unit Domain2 reads its own access right to the I/O interface on the controller from the register CSR2, and the slave processing unit Domain3 reads its own access right to the I/O interface on the controller from the register CSR3.
The controller obtains the access authority of each processing unit requesting access from the register so as to open the corresponding I/O interface and enable the I/O interface to access smoothly.
In one embodiment, as shown in fig. 4, the input/output interface control system further includes a mapping unit 4, where the identification mark includes a first identification mark; as shown in fig. 3, the step of acquiring the identification of the processing unit by the controller includes:
In step 202, the controller obtains a first identification mark of the processing unit according to the mapping information.
The address information of the processing unit can be mapped into the controller through step 201 and step 202, so that the controller knows which processing unit sends the access request.
In one embodiment, the input/output interface control system further includes a decoding unit 5, the identifier includes a second identifier, the second identifier is obtained by the decoding unit 5 decoding an access request of the processing unit, and the target register is determined from the plurality of registers according to the second identifier.
The decoding unit 5 determines which processing unit is based on the address information of the processing unit requesting access, and then determines the corresponding register, i.e. the target register, based on the processing unit. And finally, the controller acquires the interface access authority of the processing unit from the target register.
In one embodiment, the input/output interface control system further includes a peripheral bus, and the step of the controller receiving the mapping information from the mapping unit 4 in step 201 includes:
the controller acquires the mapping information from the mapping unit 4 through the peripheral bus.
The Peripheral Bus (APB) is a standard on-chip Bus structure. The peripheral bus APB is mainly used for connection between peripheral peripherals of low bandwidth, such as UART, 1284, etc. The stability and the transmission efficiency of information transmission can be improved through the peripheral bus.
In one embodiment, the processing unit is communicatively coupled to the decode unit 5 via a peripheral bus, and the decode unit 5 is communicatively coupled to the register via the peripheral bus.
For example, an I/O interface access request is sent from the processing unit Domain1 through an interface of the peripheral bus, the decoding unit 5 decodes and analyzes the access request to obtain the current access request from the processing unit Domain1, and then the decoding unit 5 sends the number of Domain1 to the register through the peripheral bus.
In one embodiment, the input/output interface control system further comprises a line selection unit 6; in step 100, the step of acquiring, by the controller, the interface access right information through the register includes:
the controller establishes communication connection with the target register through a line selection unit 6;
the controller acquires interface access authority information from the line selection unit 6; the interface access rights information comes from a destination register, which is determined from a plurality of registers by the line selection unit 6 on the basis of the identification mark.
For example, an I/O interface access request is sent from the processing unit Domain1 through an interface of the peripheral bus, the decoding unit 5 decodes and analyzes the current access request from the processing unit Domain1 according to the access request, then the decoding unit 5 sends the number of Domain1 to the line selection unit 6 through the peripheral bus, and the line selection unit 6 selects a signal line of the register CSR1 to enter the controller.
In the input/output interface control method of the present embodiment, first, the controller 1 obtains the identification of the processing unit 2, and obtains the interface access authority information through the register 3; the interface access authority information comes from a target register, and the target register is determined from a plurality of registers according to the identification mark; interface access authority information, which is formed by writing the access authority of each processing unit to each input/output interface into a corresponding register by the main processing unit; and then the controller determines the access authority of the processing unit to the input/output interface according to the identification mark and the interface access authority information. Through the steps of the method, the present embodiment can configure the access authority of each input/output interface for each processing unit 2, and the controller 1 enables different processing units 2 to access the input/output interfaces according to their own access authority, thereby preventing or reducing the phenomenon of mutual interference generated when multiple domains access GPIOs, and improving the access efficiency of the multiple processing units to the GPIO interfaces.
An embodiment of the present invention provides an input/output interface control system, as shown in fig. 1, including a controller 1, a processing unit 2, and a plurality of registers 3, where the processing unit 2 includes a master processing unit and a plurality of slave processing units, the controller 1 includes a plurality of input/output interfaces, and one processing unit 2 corresponds to one register 3; as shown in fig. 5, the controller 1 includes:
the acquisition module 11 is configured to acquire an identification identifier of the processing unit and acquire interface access permission information through a register; the interface access authority information comes from a target register, and the target register is determined from a plurality of registers according to the identification mark; interface access authority information, which is formed by writing the access authority of each processing unit to each input/output interface into a corresponding register by the main processing unit;
and the determining module 12 is configured to determine the access right of the processing unit to the input/output interface according to the identification and the interface access right information.
The input/output interface control system of the present embodiment adopts the method provided by the above embodiment, and can configure the access authority of each input/output interface for each processing unit 2, and the controller 1 allows different processing units 2 to access the input/output interfaces according to their own access authority, thereby preventing or reducing the phenomenon of mutual interference generated when accessing GPIOs in multiple domains.
In an embodiment, as shown in fig. 4, the input/output interface control system further includes a mapping unit 4, where the identification identifier includes a first identification identifier, and the obtaining module 11 is further configured to receive mapping information from the mapping unit 4, and obtain the first identification identifier of the processing unit according to the mapping information; the mapping information is derived by the mapping unit 4 from address information of the processing unit 2, which address information comes from the access request of the processing unit 2.
This allows mapping the address information of the processing unit 2 into the controller 1, so that the controller 1 knows which processing unit 2 sends the access request.
In one embodiment, as shown in fig. 4, the input/output interface control system further includes a decoding unit 5, where the identifier includes a second identifier, the decoding unit 5 is configured to decode the access request of the processing unit to obtain the second identifier, and the target register is determined from the plurality of registers 3 according to the second identifier.
Specifically, the decoding unit 5 determines which processing unit is based on the address information of the processing unit 2 that requested access, and then determines a register corresponding thereto, i.e., a target register, based on the processing unit. And finally, the controller acquires the interface access authority of the processing unit from the target register.
In one embodiment, processing unit 2 is communicatively coupled to decode unit 5 via a peripheral bus, and decode unit 5 is communicatively coupled to registers 3 via a peripheral bus.
For example, an I/O interface access request is sent from the processing unit Domain1 through an interface of the peripheral bus, the decoding unit 5 decodes and analyzes the access request to obtain the current access request from the processing unit Domain1, and then the decoding unit 5 sends the number of Domain1 to the register through the peripheral bus.
In one embodiment, as shown in fig. 4, the input/output interface control system further includes a line selection unit 6, where the line selection unit 6 is configured to determine a destination register from the plurality of registers 3 according to the identification identifier, and the controller 1 establishes a communication connection with the destination register through the line selection unit 6, and obtains interface access right information from the destination register from the line selection unit 6.
For example, an I/O interface access request is sent from the processing unit Domain1 through an interface of the peripheral bus, the decoding unit 5 decodes and analyzes the current access request from the processing unit Domain1 according to the access request, then the decoding unit 5 sends the number of Domain1 to the line selection unit 6 through the peripheral bus, and the line selection unit 6 selects a signal line of the register CSR1 to enter the controller.
The input/output control system of the present embodiment adopts the method provided by the above embodiment, the controller 1 obtains the identification of the processing unit, and obtains the interface access authority information through the register 3; the controller 1 determines the access authority of the processing unit 2 to the input/output interface according to the identification mark and the interface access authority information. In this embodiment, each processing unit may be configured with the access permission of each input/output interface, and the controller may enable different processing units to access the input/output interfaces according to their own access permissions, so as to prevent or reduce the phenomenon of mutual interference generated when multiple domains access the GPIO, thereby improving the access efficiency of the multiple processing units to the GPIO interfaces.
FIG. 6 illustrates a schematic structural diagram of a computer system suitable for use with the electronic device to implement an embodiment of the invention.
It should be noted that the computer system of the electronic device shown in fig. 6 is only an example, and should not bring any limitation to the function and the application scope of the embodiment of the present invention.
As shown in fig. 6, the computer system includes a Central Processing Unit (CPU) 1801, which can perform various appropriate actions and processes, such as executing the method described in the above embodiments, according to a program stored in a Read-Only Memory (ROM) 1802 or a program loaded from a storage portion 1808 into a Random Access Memory (RAM) 1803. In the RAM 1803, various programs and data necessary for system operation are also stored. The CPU 1801, ROM 1802, and RAM 1803 are connected to each other via a bus 1804. An Input/Output (I/O) interface 1805 is also connected to bus 1804.
The following components are connected to the I/O interface 1805: an input portion 1806 including a keyboard, a mouse, and the like; an output section 1807 including a Display such as a Cathode Ray Tube (CRT), a Liquid Crystal Display (LCD), and a speaker; a storage portion 1808 including a hard disk and the like; and a communication section 1809 including a Network interface card such as a LAN (Local Area Network) card, a modem, or the like. The communication section 1809 performs communication processing via a network such as the internet. A driver 1810 is also connected to the I/O interface 1805 as needed. A removable medium 1811 such as a magnetic disk, an optical disk, a magneto-optical disk, a semiconductor memory, or the like is mounted on the drive 1810 as necessary, so that a computer program read out therefrom is mounted in the storage portion 1808 as necessary.
In particular, according to an embodiment of the present invention, the processes described above with reference to the flowcharts may be implemented as computer software programs. For example, embodiments of the invention include a computer program product comprising a computer program embodied on a computer readable medium, the computer program comprising a computer program for performing the method illustrated in the flow chart. In such embodiments, the computer program may be downloaded and installed from a network via the communication portion 1809, and/or installed from the removable media 1811. The computer program executes various functions defined in the system of the present invention when executed by a Central Processing Unit (CPU) 1801.
It should be noted that the computer readable medium shown in the embodiment of the present invention may be a computer readable signal medium or a computer readable storage medium or any combination of the two. A computer readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any combination of the foregoing. More specific examples of the computer readable storage medium may include, but are not limited to: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a Read-Only Memory (ROM), an Erasable Programmable Read-Only Memory (EPROM), a flash Memory, an optical fiber, a portable Compact Disc Read-Only Memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In the present invention, a computer readable storage medium may be any tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device. In the present invention, however, a computer-readable signal medium may include a propagated data signal with a computer program embodied therein, for example, in baseband or as part of a carrier wave. Such a propagated data signal may take any of a variety of forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof. A computer readable signal medium may also be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device. The computer program embodied on the computer readable medium may be transmitted using any appropriate medium, including but not limited to: wireless, wired, etc., or any suitable combination of the foregoing.
The flowchart and block diagrams in the figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods and computer program products according to various embodiments of the present invention. Each block in the flowchart or block diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that, in some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams or flowchart illustration, and combinations of blocks in the block diagrams or flowchart illustration, can be implemented by special purpose hardware-based systems which perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
The units described in the embodiments of the present invention may be implemented by software, or may be implemented by hardware, and the described units may also be disposed in a processor. Wherein the names of the elements do not in some way constitute a limitation on the elements themselves.
Specifically, the electronic device of the present embodiment can implement the input/output interface control method provided by the foregoing embodiment. The method specifically comprises the following steps: firstly, a controller acquires an identification mark of a processing unit and acquires interface access authority information through a register; the interface access authority information comes from a target register, and the target register is determined from a plurality of registers according to the identification mark; interface access authority information, which is formed by writing the access authority of each processing unit to each input/output interface into a corresponding register by the main processing unit; and then the controller determines the access authority of the processing unit to the input/output interface according to the identification mark and the interface access authority information. Through the steps of the method, the embodiment can configure the access authority of each input/output interface for each processing unit, and the controller enables different processing units to access the input/output interfaces according to the access authority of the different processing units, so that the phenomenon of mutual interference generated when GPIO is accessed in multiple domains is prevented or reduced, and the access efficiency of the multiple processing units to the GPIO interfaces is improved.
As another aspect, the present invention also provides a computer-readable storage medium, which may be contained in the electronic device described in the above embodiments; or may exist separately without being assembled into the electronic device. The storage medium carries one or more programs, and when the one or more programs are executed by the electronic device, the electronic device is enabled to implement the method provided in the above embodiment.
It should be noted that although in the above detailed description several modules or units of the device for action execution are mentioned, such a division is not mandatory. Indeed, the features and functionality of two or more modules or units described above may be embodied in one module or unit, according to embodiments of the invention. Conversely, the features and functions of one module or unit described above may be further divided into embodiments by a plurality of modules or units.
Through the above description of the embodiments, those skilled in the art will readily understand that the exemplary embodiments described herein may be implemented by software, or by software in combination with necessary hardware. Therefore, the technical solution according to the embodiment of the present invention can be embodied in the form of a software product, which can be stored in a non-volatile storage medium (which can be a CD-ROM, a usb disk, a removable hard disk, etc.) or on a network, and includes several instructions to enable a computing device (which can be a personal computer, a server, a touch terminal, or a network device, etc.) to execute the method according to the embodiment of the present invention.
Specifically, the storage medium of the present embodiment can implement the input/output interface control method provided by the above-described embodiment. The method specifically comprises the following steps: firstly, a controller acquires an identification mark of a processing unit and acquires interface access authority information through a register; the interface access authority information comes from a target register, and the target register is determined from a plurality of registers according to the identification mark; interface access authority information, which is formed by writing the access authority of each processing unit to each input/output interface into a corresponding register by the main processing unit; and then the controller determines the access authority of the processing unit to the input/output interface according to the identification mark and the interface access authority information. Through the steps of the method, the embodiment can configure the access authority of each input/output interface for each processing unit, and the controller enables different processing units to access the input/output interfaces according to the access authority of the different processing units, so that the phenomenon of mutual interference generated when GPIO is accessed in multiple domains is prevented or reduced, and the access efficiency of the multiple processing units to the GPIO interfaces is improved.
Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the embodiments disclosed herein. The invention is intended to cover any variations, uses, or adaptations of the invention following, in general, the principles of the invention and including such departures from the present disclosure as come within known or customary practice within the art to which the invention pertains.
It will be understood that the invention is not limited to the precise arrangements described above and shown in the drawings and that various modifications and changes may be made without departing from the scope thereof. The scope of the invention is limited only by the appended claims.
Claims (10)
1. An input/output interface control method is applied to an input/output interface control system, the input/output interface control system comprises a controller, a processing unit and a plurality of registers, the processing unit comprises a main processing unit and a plurality of slave processing units, the controller comprises a plurality of input/output interfaces, and one processing unit corresponds to one register; the input/output interface control method comprises the following steps:
the controller acquires the identification mark of the processing unit and acquires interface access authority information through the register; the interface access authority information comes from a target register which is determined from a plurality of registers according to the identification mark; the interface access authority information is formed by writing the access authority of each processing unit to each input/output interface into the corresponding register by the main processing unit;
and the controller determines the access authority of the processing unit to the input and output interface according to the identification mark and the interface access authority information.
2. The input-output interface control method according to claim 1, wherein the input-output interface control system further comprises a mapping unit, the identification mark comprises a first identification mark; the step of acquiring the identification of the processing unit by the controller comprises the following steps:
the controller receives mapping information from the mapping unit; the mapping information is obtained by the mapping unit according to address information of the processing unit, and the address information is from an access request of the processing unit;
and the controller obtains the first identification mark of the processing unit according to the mapping information.
3. The input/output interface control method according to claim 2, wherein the input/output interface control system further comprises a decoding unit, the identifier includes a second identifier, the second identifier is obtained by the decoding unit decoding an access request of the processing unit, and the target register is determined from the plurality of registers according to the second identifier.
4. The input-output interface control method according to claim 3, wherein the input-output interface control system further includes a peripheral bus, and the step of the controller receiving the mapping information from the mapping unit includes:
the controller acquires mapping information from the mapping unit through the peripheral bus.
5. The input-output interface control method according to claim 4, wherein the processing unit is communicatively connected to the decoding unit via the peripheral bus, and the decoding unit is communicatively connected to the register via the peripheral bus.
6. The input-output interface control method according to claim 1, wherein the input-output interface control system further comprises a line selection unit; the step of the controller obtaining the interface access authority information through the register comprises the following steps:
the controller establishes communication connection with the target register through the line selection unit;
the controller acquires interface access authority information from the line selection unit; the interface access authority information is from a destination register determined by the line selection unit from a plurality of the registers based on the identification.
7. An input-output interface control system, comprising a controller, a processing unit and a plurality of registers, wherein the processing unit comprises a master processing unit and a plurality of slave processing units, the controller comprises a plurality of input-output interfaces, and one processing unit corresponds to one register; the controller further includes:
the acquisition module is used for acquiring the identification mark of the processing unit and acquiring interface access authority information through the register; the interface access authority information comes from a target register which is determined from a plurality of registers according to the identification mark; the interface access authority information is formed by writing the access authority of each processing unit to each input/output interface into the corresponding register by the main processing unit;
and the determining module is used for determining the access authority of the processing unit to the input and output interface according to the identification mark and the interface access authority information.
8. The input-output interface control system according to claim 7, further comprising a mapping unit, wherein the identification mark includes a first identification mark, and the obtaining module is further configured to receive mapping information from the mapping unit and obtain the first identification mark of the processing unit according to the mapping information; the mapping information is obtained by the mapping unit according to address information of the processing unit, and the address information is from an access request of the processing unit.
9. The input-output interface control system according to claim 7 or 8, further comprising a decoding unit, wherein the identifier includes a second identifier, the decoding unit is configured to decode the access request of the processing unit to obtain the second identifier, and the destination register is determined from the plurality of registers according to the second identifier.
10. The input-output interface control system according to claim 7, further comprising a line selection unit, wherein the line selection unit is configured to determine a destination register from the plurality of registers according to the identification identifier, and the controller establishes a communication connection with the destination register through the line selection unit and obtains interface access right information from the destination register from the line selection unit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211333768.1A CN115455397B (en) | 2022-10-28 | 2022-10-28 | Input/output interface control method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211333768.1A CN115455397B (en) | 2022-10-28 | 2022-10-28 | Input/output interface control method and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN115455397A true CN115455397A (en) | 2022-12-09 |
| CN115455397B CN115455397B (en) | 2023-03-21 |
Family
ID=84310617
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211333768.1A Active CN115455397B (en) | 2022-10-28 | 2022-10-28 | Input/output interface control method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115455397B (en) |
Citations (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080047005A1 (en) * | 2006-08-18 | 2008-02-21 | Fujitsu Limited | Access monitoring method and device for shared memory |
| CN103297556A (en) * | 2009-12-07 | 2013-09-11 | 华为技术有限公司 | Addressing processing method and system and network interface device |
| CN105787548A (en) * | 2014-12-25 | 2016-07-20 | 北京数码视讯科技股份有限公司 | Intelligent card, intelligent card physical interface control method, and intelligent card physical interface control device |
| CN105988773A (en) * | 2015-02-10 | 2016-10-05 | 飞思卡尔半导体公司 | Hardware interface component and method for hardware interface component |
| CN108574693A (en) * | 2018-04-17 | 2018-09-25 | 四川斐讯信息技术有限公司 | A kind of access management method and wireless router of wireless router |
| CN109446835A (en) * | 2018-09-30 | 2019-03-08 | 龙芯中科技术有限公司 | Data access control method, device and equipment |
| CN109857577A (en) * | 2019-01-28 | 2019-06-07 | 北京三快在线科技有限公司 | Access control method, device, medium and electronic equipment |
| CN110727636A (en) * | 2019-10-10 | 2020-01-24 | 天津飞腾信息技术有限公司 | System on chip and device isolation method thereof |
| CN112835845A (en) * | 2019-11-22 | 2021-05-25 | 意法半导体(鲁塞)公司 | Method for managing the debugging of a system-on-chip forming, for example, a microcontroller and corresponding system-on-chip |
| CN113111017A (en) * | 2021-03-24 | 2021-07-13 | 联想(北京)有限公司 | Information processing method and electronic equipment |
| CN113312676A (en) * | 2021-05-25 | 2021-08-27 | 飞腾信息技术有限公司 | Data access method and device, computer equipment and readable storage medium |
| CN114357399A (en) * | 2021-12-01 | 2022-04-15 | 珠海全志科技股份有限公司 | Memory access authority control method and device based on memory |
| JP2022063397A (en) * | 2020-10-12 | 2022-04-22 | ファナック株式会社 | Control device |
| CN114510706A (en) * | 2022-01-26 | 2022-05-17 | 统信软件技术有限公司 | Permission control method and device based on physical interface and computing equipment |
| CN114826749A (en) * | 2022-04-30 | 2022-07-29 | 济南浪潮数据技术有限公司 | Interface access control method, device and medium |
| CN115098412A (en) * | 2022-07-27 | 2022-09-23 | 北京智芯微电子科技有限公司 | Peripheral access controller, data access device and corresponding method, medium and chip |
-
2022
- 2022-10-28 CN CN202211333768.1A patent/CN115455397B/en active Active
Patent Citations (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080047005A1 (en) * | 2006-08-18 | 2008-02-21 | Fujitsu Limited | Access monitoring method and device for shared memory |
| CN103297556A (en) * | 2009-12-07 | 2013-09-11 | 华为技术有限公司 | Addressing processing method and system and network interface device |
| CN105787548A (en) * | 2014-12-25 | 2016-07-20 | 北京数码视讯科技股份有限公司 | Intelligent card, intelligent card physical interface control method, and intelligent card physical interface control device |
| CN105988773A (en) * | 2015-02-10 | 2016-10-05 | 飞思卡尔半导体公司 | Hardware interface component and method for hardware interface component |
| CN108574693A (en) * | 2018-04-17 | 2018-09-25 | 四川斐讯信息技术有限公司 | A kind of access management method and wireless router of wireless router |
| CN109446835A (en) * | 2018-09-30 | 2019-03-08 | 龙芯中科技术有限公司 | Data access control method, device and equipment |
| CN109857577A (en) * | 2019-01-28 | 2019-06-07 | 北京三快在线科技有限公司 | Access control method, device, medium and electronic equipment |
| CN110727636A (en) * | 2019-10-10 | 2020-01-24 | 天津飞腾信息技术有限公司 | System on chip and device isolation method thereof |
| CN112835845A (en) * | 2019-11-22 | 2021-05-25 | 意法半导体(鲁塞)公司 | Method for managing the debugging of a system-on-chip forming, for example, a microcontroller and corresponding system-on-chip |
| JP2022063397A (en) * | 2020-10-12 | 2022-04-22 | ファナック株式会社 | Control device |
| CN113111017A (en) * | 2021-03-24 | 2021-07-13 | 联想(北京)有限公司 | Information processing method and electronic equipment |
| CN113312676A (en) * | 2021-05-25 | 2021-08-27 | 飞腾信息技术有限公司 | Data access method and device, computer equipment and readable storage medium |
| CN114357399A (en) * | 2021-12-01 | 2022-04-15 | 珠海全志科技股份有限公司 | Memory access authority control method and device based on memory |
| CN114510706A (en) * | 2022-01-26 | 2022-05-17 | 统信软件技术有限公司 | Permission control method and device based on physical interface and computing equipment |
| CN114826749A (en) * | 2022-04-30 | 2022-07-29 | 济南浪潮数据技术有限公司 | Interface access control method, device and medium |
| CN115098412A (en) * | 2022-07-27 | 2022-09-23 | 北京智芯微电子科技有限公司 | Peripheral access controller, data access device and corresponding method, medium and chip |
Also Published As
| Publication number | Publication date |
|---|---|
| CN115455397B (en) | 2023-03-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11153296B2 (en) | Privacy-aware ID gateway | |
| US9245144B2 (en) | Secure data container for web applications | |
| JP5241737B2 (en) | Method and apparatus enabling identification of resource assignments at the instruction level in a processor system | |
| CN111488297B (en) | Method, device, electronic equipment and readable medium for accessing register | |
| US20100262741A1 (en) | Computer system, interrupt relay circuit and interrupt relay method | |
| US11048422B2 (en) | Method, device, and computer readable storage medium for allocating access rights to data among storage processors | |
| CN111208933B (en) | Method, device, equipment and storage medium for data access | |
| CN105264506A (en) | Assigning processors to memory mapped configuration | |
| CN104268229A (en) | Resource obtaining method and device based on multi-process browser | |
| US20120303948A1 (en) | Address translation unit, device and method for remote direct memory access of a memory | |
| US20130019030A1 (en) | High speed baseboard management controller and transmission method thereof | |
| KR20220054389A (en) | Optimizing Access to Page Table Entries on Processor-Based Devices | |
| WO2019233689A1 (en) | Mmio addressing using a translation table | |
| CN115455397B (en) | Input/output interface control method and system | |
| CN117725012A (en) | Sharing method, device, equipment and storage medium of PCIe equipment | |
| US8707449B2 (en) | Acquiring access to a token controlled system resource | |
| CN114490449B (en) | Memory access method and device and processor | |
| CN115422521A (en) | Vehicle machine system application authority management method, device, equipment and storage medium | |
| CN108874387A (en) | A kind of Data Serialization method and its relevant device | |
| CN106886495B (en) | A kind of embedded system and its control method | |
| CN115297169B (en) | Data processing method, device, electronic equipment and medium | |
| TW202029036A (en) | System for using embedded browser module to manage certificate and method thereof | |
| CN114490118A (en) | Shared memory based sensor data management method and device capable of crossing devices | |
| CN117632820B (en) | Request processing method, device, bus bridge, electronic equipment and readable storage medium | |
| US10705983B1 (en) | Transparent conversion of common virtual storage |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |