CN115276655A - Digital program-controlled power supply circuit and method capable of adjusting internal resistance - Google Patents
Digital program-controlled power supply circuit and method capable of adjusting internal resistance Download PDFInfo
- Publication number
- CN115276655A CN115276655A CN202211039866.4A CN202211039866A CN115276655A CN 115276655 A CN115276655 A CN 115276655A CN 202211039866 A CN202211039866 A CN 202211039866A CN 115276655 A CN115276655 A CN 115276655A
- Authority
- CN
- China
- Prior art keywords
- resistor
- voltage
- current
- digital
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Control Of Voltage And Current In General (AREA)
Abstract
The invention discloses a digital program-controlled power supply circuit capable of adjusting internal resistance and a method thereof, and the digital program-controlled power supply circuit comprises a control unit, wherein a DAC control code output end group of the control unit is connected with a voltage digital-to-analog converter, an analog output end of the voltage digital-to-analog converter is connected with an input end of a power amplifier, an output end of the power amplifier is connected with one end of a current sampling resistor, the other end of the current sampling resistor is used as an output end of the digital program-controlled power supply circuit, two input ends of a current detection amplifier are connected with two ends of the current sampling resistor, the current detection amplifier is connected with the control unit through a current analog-to-digital converter, the other end of the current sampling resistor is connected with an input end of a voltage detection amplifier, and the voltage detection amplifier is connected with the control unit through a voltage analog-to-digital converter. The invention adopts two ADCs to collect output voltage and current in real time, realizes the calculation process of the influence of the internal resistance of the battery on the output voltage in the internal part, and realizes the function of adjusting the internal resistance by controlling the DAC to adjust the output of the power amplifier in real time.
Description
Technical Field
The invention relates to the technical field of power supply equipment, in particular to a digital program-controlled power supply circuit and method capable of adjusting internal resistance.
Background
The internal resistance adjustable power supply is generally applied to the test of the mobile terminal equipment. The conventional programmable power supply can only output a simple constant voltage or constant current, and cannot simulate the internal resistance output characteristic of a battery, and the actual power supply characteristic cannot be accurately simulated in the test of the mobile terminal. The internal resistance adjustable power supply can well simulate the internal resistance characteristic of the battery, so that the power supply used by the mobile terminal in the test is more in line with the power supply actually used. The digital realization makes the hardware circuit simpler, and resistance adjustable range is bigger, and programming can realize more complicated internal resistance adjustment mode.
The original functional circuit for simulating the internal resistance of the battery consists of the following parts: the control unit SOC/FPGA, the multiplying DAC used for adjusting the resistance value of the battery internal resistance, the DAC used for adjusting the battery voltage, the voltage error amplifier, the power amplifier and the voltage and current detection amplifier.
The defects of the prior art are that a multiplication DAC with a reference source capable of changing in real time is required to be used in the original scheme to realize an adjustable internal resistance simulation function under continuously changing current; and the adjusting range of the internal resistance is limited by a hardware circuit.
Disclosure of Invention
In view of at least one defect of the prior art, the invention aims to provide a digital program-controlled power supply circuit capable of adjusting internal resistance, which does not need a multiplying DAC with a reference source variable in real time, adopts two ADCs to collect output voltage and current in real time, realizes a calculation process that battery internal resistance influences the output voltage in a control unit, and adjusts the output of a power amplifier in real time by controlling the DAC, thereby realizing the function of adjusting internal resistance.
In order to achieve the purpose, the invention adopts the following technical scheme: a digital program-controlled power supply circuit capable of adjusting internal resistance comprises a control unit (1), a voltage digital-to-analog converter (2), a power amplifier (3) and a current sampling resistor R S A current detection amplifier (4), a voltage detection amplifier (5), a current analog-to-digital converter (6), a voltage analog-to-digital converter (7), and a control unitThe DAC control code output end group of the (1) is connected with the signal input end group of the voltage digital-to-analog converter (2), the analog output end of the voltage digital-to-analog converter (2) is connected with the input end of the power amplifier (3), and the output end of the power amplifier (3) is connected with the current sampling resistor R S One terminal of (2), a current sampling resistor R S The other end of the current detection amplifier (4) is used as a signal output end of the digital program-controlled power supply circuit, and two input ends of the current detection amplifier are connected with a current sampling resistor R S The output end group of the current detection amplifier (4) is connected with the input end group of the current analog-to-digital converter (6), the output end of the current analog-to-digital converter (6) is connected with the current digital signal input end of the control unit (1), and the current sampling resistor R S The other end of the voltage detection amplifier (5) is connected with the input end of a voltage detection amplifier (5), the output end group of the voltage detection amplifier (5) is connected with the input end group of a voltage analog-to-digital converter (7), and the output end of the voltage analog-to-digital converter (7) is connected with the voltage digital signal input end of the control unit (1).
The power amplifier (3) comprises a first operational amplifier circuit, a second operational amplifier circuit and a B-class power amplifier circuit which are sequentially connected, wherein the input end of the first operational amplifier circuit is connected with the analog output end of the voltage digital-to-analog converter (2), the output end VOUT1 of the B-class power amplifier circuit is connected with the D-level of an N-channel field effect transistor, and the S-level of the N-channel field effect transistor is used as the output end VOUT of the power amplifier (3); the G level of the N-channel field effect transistor is connected with a control unit (1); the output terminal VOUT1 of the B-class power amplifying circuit also feeds back a voltage signal to the second operational amplifying circuit through the resistor R2.
The first operational amplifier circuit comprises a resistor R13, one end of the resistor R13 is connected with an analog output end Vout of a voltage digital-to-analog converter (2), the other end of the resistor R13 is connected with a non-inverting input end of an integrated operational amplifier U2, the other end of the resistor R13 is grounded through a capacitor C8, an inverting input end of the integrated operational amplifier U2 is connected with one end of a resistor R5, the other end of the resistor R5 is grounded through a resistor R4, an output end of the integrated operational amplifier U2 is connected with a common end of the resistor R4 and the resistor R5 through a resistor R3, the second operational amplifier circuit comprises an integrated operational amplifier U3, the non-inverting input end of the integrated operational amplifier U3 is connected with an output end of the integrated operational amplifier U2 through a resistor R11, the inverting input end of the integrated operational amplifier U3 is connected with one end of the resistor R8, the other end of the resistor R8 is grounded through a resistor R7, and the output end of the integrated operational amplifier U3 is connected with the common end of the resistor R8 and the resistor R7 through a capacitor C6;
the B-type power amplifying circuit comprises a resistor R1, one end of the resistor R1 is connected with a positive power supply + VPOWER, the other end of the resistor R1 is connected with one end of a resistor R14 through a resistor R6, the other end of the resistor R14 is connected with a negative power supply-VPOWER through a resistor R15, and the common end of the resistor R6 and the resistor R14 is connected with the output end of the integrated operational amplifier U3 through a resistor R9;
the B-type power amplifying circuit further comprises an NPN triode Q1, an NPN triode Q2, a PNP triode Q4 and a PNP triode Q5, wherein the C electrode of the NPN triode Q1 is connected with the C electrode of the NPN triode Q2 in parallel and then is connected with a positive power supply + VPOWER, the positive power supply + VPOWER is further connected with the positive electrode of a polar capacitor C1, and the negative electrode of the polar capacitor C1 is grounded; the B pole of the NPN triode Q1 is connected with the B pole of the NPN triode Q2 in parallel and then connected with the common end of the resistor R1 and the resistor R6, the E pole of the NPN triode Q1 is connected with the E pole of the PNP triode Q4, the E pole of the NPN triode Q2 is connected with the E pole of the PNP triode Q5, the B pole of the PNP triode Q4 is connected with the B pole of the PNP triode Q5 in parallel and then connected with the common end of the resistor R14 and the resistor R15, and the C pole of the PNP triode Q4 is connected with the C pole of the PNP triode Q5 in parallel and then connected with the negative power supply-VPOWER;
the E pole of the NPN triode Q1 is connected with one end of the resistor R12, the other end of the resistor R12 is connected with the E pole of the NPN triode Q2 through the resistor R10, the common end of the resistor R12 and the resistor R10 serves as the output end VOUT1 of the B-type power amplification circuit, the output end VOUT1 is grounded through the capacitor C7, and the output end VOUT1 is further connected with the common end of the resistor R7 and the resistor R8 through the resistor R2.
The voltage digital-to-analog converter (2) adopts a DAC8830 chip, a signal input end group of the DAC8830 chip comprises input ends VDA-CS, VDA-CLK and VDA-SDI, the input ends VDA-CS, VDA-CLK and VDA-SDI are connected with a DAC control code output end group of the control unit (1), and the DAC8830 chip is provided with an analog output end Vout.
A control method of a digital program-controlled power supply circuit with adjustable internal resistance comprises the following steps:
the method comprises the following steps: the control unit (1) obtains the output no-load voltage V SET And a power supply internal resistance value r, the control unit (1) outputting a no-load voltage according to the output no-load voltageV SET Generating a DAC control code A to a voltage digital-to-analog converter (2), generating a corresponding voltage signal to a power amplifier (3) by the voltage digital-to-analog converter (2), and outputting the amplified signal to a current sampling resistor R by the power amplifier (3) S One terminal of (1), a current sampling resistor R S The other end of the power supply outputs a power supply signal;
step two: the control unit (1) obtains a current digital quantity I (k) through a current analog-to-digital converter (6), and obtains a current voltage digital quantity V through a voltage analog-to-digital converter (7) 0 (k) The current analog-to-digital converter (6) acquires a current value I through the current detection amplifier (4) and converts the current value I into I (k); the voltage analog-to-digital converter (7) acquires the current voltage value V through the voltage detection amplifier (5) 0 And converted into V 0 (k)；
Step three: the control unit (1) outputs a no-load voltage V according to the setting SET And calculating the current output target voltage V according to the internal resistance value r of the power supply m ，V m ＝V SET －I(k)×r；
Step four: the control unit (1) calculates the current target voltage V m Quantity V digitized from current voltage 0 (k) Error value e (k);
step five: the control unit (1) calculates the output voltage increment delta V (k) according to the error value e (k) by adopting an incremental PID algorithm;
step six: the control unit (1) calculates the current DAC control code B according to the last DAC control code A and the current output voltage increment delta V (k), and outputs the DAC control code B to the voltage digital-to-analog converter (2) to realize voltage regulation.
The invention has the obvious effects that the invention provides the digital program-controlled power supply circuit capable of adjusting the internal resistance, the multiplication DAC with the real-time variable reference source is not needed, the two ADCs are adopted to collect the output voltage and the current in real time, the calculation process that the internal resistance of the battery affects the output voltage is realized in the control unit, and the output of the power amplifier is adjusted in real time by controlling the DAC, so that the function of adjusting the internal resistance is realized.
Drawings
FIG. 1 is a functional circuit diagram for simulating internal resistance of a battery;
FIG. 2 is a hardware block diagram of the present invention;
FIG. 3 is a software block diagram of the present invention;
FIG. 4 is a circuit diagram of a voltage DAC and a power amplifier;
FIG. 5 is a circuit diagram of a current sense amplifier;
FIG. 6 is a circuit diagram of a voltage sense amplifier;
fig. 7 is a circuit diagram of a current analog-to-digital converter and a voltage analog-to-digital converter.
Detailed Description
The invention is described in further detail below with reference to the figures and specific examples.
The prior art comprises the following steps: as shown in fig. 1, an original functional circuit for simulating the internal resistance of a battery is composed of the following parts: the control unit SOC/FPGA, the multiplying DAC used for adjusting the resistance value of the internal resistance of the battery, the DAC used for adjusting the voltage of the battery, the voltage error amplifier, the power amplifier and the voltage and current detection amplifier. In the original scheme, a multiplication DAC with a reference source capable of changing in real time is used to realize an adjustable internal resistance simulation function under continuously changing current. The realization principle is as follows:
wherein, V 0 To output a voltage, V 1 For multiplying the DAC output voltage, V 2 The DAC output voltage is set for the voltage. When R is 1 ＝R 1 ＝R 1 Time, output voltage V 0 ：
V 0 ＝V 2 -V 1
Wherein N is the multiplication DAC digit, num is the SOC/FPGA numberThe digital value is sent to the multiplying DAC, G is the gain of the current detection amplifier, I is the output current, R S The resistance is detected as a current.
Make the internal resistance of the battery adjustable
The battery output voltage can be obtained:
V 0 ＝V 2 -I×r。
as shown in fig. 2-7, a digital program-controlled power circuit with adjustable internal resistance comprises a control unit SOC/FPGA (1), a voltage digital-to-analog converter (2), a power amplifier (3), and a current sampling resistor R S The device comprises a current detection amplifier (4), a voltage detection amplifier (5), a current analog-to-digital converter (6) and a voltage analog-to-digital converter (7), wherein a DAC control code output end group of a control unit SOC/FPGA (1) is connected with a signal input end group of the voltage digital-to-analog converter (2), an analog output end of the voltage digital-to-analog converter (2) is connected with an input end of a power amplifier (3), and an output end of the power amplifier (3) is connected with a current sampling resistor R S One terminal of (1), a current sampling resistor R S The other end of the current detection amplifier (4) is used as a signal output end of the digital program-controlled power supply circuit, and two input ends of the current detection amplifier are connected with a current sampling resistor R S The output end group of the current detection amplifier (4) is connected with the input end group of the current analog-to-digital converter (6), the output end of the current analog-to-digital converter (6) is connected with the current digital signal input end of the control unit SOC/FPGA (1), the positive end and the negative end of the digital program control power supply circuit output are connected with the voltage detection amplifier (5), the output end group of the voltage detection amplifier (5) is connected with the input end group of the voltage analog-to-digital converter (7), and the output end of the voltage analog-to-digital converter (7) is connected with the voltage digital signal input end of the control unit SOC/FPGA (1).
The control unit SOC/FPGA (1) can adopt an MSP430 and other type single-chip microcomputer, is provided with a keyboard, a display and the like, and has a schematic circuit diagram.
In the existing scheme, the output voltage and current are collected in real time through a voltage detection amplifier (5) and a current detection amplifier (4), and the calculation process that the internal resistance of a battery influences the output voltage is realized in a control unit SOC/FPGA (1).
The power amplifier (3) comprises a first operational amplifier circuit, a second operational amplifier circuit and a B-class power amplifier circuit which are sequentially connected, wherein the input end of the first operational amplifier circuit is connected with the analog output end of the voltage digital-to-analog converter (2), the output end VOUT1 of the B-class power amplifier circuit is connected with the D level of an N-channel field effect transistor Q3, and the S level of the N-channel field effect transistor Q3 is used as the output end VOUT of the power amplifier (3); the G level of the N-channel field effect transistor Q3 is connected with a control unit SOC/FPGA (1); the output terminal VOUT1 of the B-class power amplifying circuit also feeds back a voltage signal to the second operational amplifying circuit through the resistor R2.
The N-channel field effect transistor controls the B-class power amplification circuit to output power signals to a load, and the control unit SOC/FPGA (1) controls the switch of the N-channel field effect transistor through the G level.
The first operational amplifier circuit comprises a resistor R13, one end of the resistor R13 is connected with an analog output end Vout of a voltage digital-to-analog converter (2), the other end of the resistor R13 is connected with a non-inverting input end of an integrated operational amplifier U2, the other end of the resistor R13 is grounded through a capacitor C8, an inverting input end of the integrated operational amplifier U2 is connected with one end of a resistor R5, the other end of the resistor R5 is grounded through a resistor R4, an output end of the integrated operational amplifier U2 is connected with a common end of the resistor R4 and the resistor R5 through a resistor R3, the second operational amplifier circuit comprises an integrated operational amplifier U3, the non-inverting input end of the integrated operational amplifier U3 is connected with an output end of the integrated operational amplifier U2 through a resistor R11, the inverting input end of the integrated operational amplifier U3 is connected with one end of a resistor R8, the other end of the resistor R8 is grounded through a resistor R7, and the output end of the integrated operational amplifier U3 is connected with the common end of the resistor R8 and the resistor R7 through a capacitor C6;
the integrated operational amplifier U2 is used for increasing the driving capability of an analog output end Vout of the voltage digital-to-analog converter (2), and the integrated operational amplifier U3 is used for amplifying an output voltage signal of the integrated operational amplifier U2 by two times.
The B-type power amplifying circuit comprises a resistor R1, one end of the resistor R1 is connected with a positive power supply + VPOWER, the other end of the resistor R1 is connected with one end of a resistor R14 through a resistor R6, the other end of the resistor R14 is connected with a negative power supply-VPOWER through a resistor R15, and the common end of the resistor R6 and the resistor R14 is connected with the output end of the integrated operational amplifier U3 through a resistor R9;
the B-type power amplifying circuit further comprises an NPN triode Q1, an NPN triode Q2, a PNP triode Q4 and a PNP triode Q5, wherein the C electrode of the NPN triode Q1 is connected with the C electrode of the NPN triode Q2 in parallel and then is connected with a positive power supply + VPOWER, the positive power supply + VPOWER is further connected with the positive electrode of a polar capacitor C1, and the negative electrode of the polar capacitor C1 is grounded; the B pole of the NPN triode Q1 is connected with the B pole of the NPN triode Q2 in parallel and then connected with the common end of the resistor R1 and the resistor R6, the E pole of the NPN triode Q1 is connected with the E pole of the PNP triode Q4, the E pole of the NPN triode Q2 is connected with the E pole of the PNP triode Q5, the B pole of the PNP triode Q4 is connected with the B pole of the PNP triode Q5 in parallel and then connected with the common end of the resistor R14 and the resistor R15, and the C pole of the PNP triode Q4 is connected with the C pole of the PNP triode Q5 in parallel and then connected with the negative power supply-VPOWER;
an E pole of the NPN triode Q1 is connected with one end of the resistor R12, the other end of the resistor R12 is connected with an E pole of the NPN triode Q2 through the resistor R10, a common end of the resistor R12 and the resistor R10 serves as an output end VOUT1 of the B-type power amplification circuit, the output end VOUT1 is grounded through the capacitor C7, and the output end VOUT1 is also connected with a common end of the resistor R7 and the resistor R8 through the resistor R2.
The B-type power amplifying circuit is used for amplifying the power of an output signal of the integrated operational amplifier U3, so that the load carrying capacity of the B-type power amplifying circuit is improved. The output end VOUT1 is also connected with the common end of the resistor R7 and the resistor R8 through the resistor R2; and the output voltage of the B-type power amplifying circuit is fed back to the integrated operational amplifier U3, so that the output voltage of the B-type power amplifying circuit is stabilized. The output of the B-type power amplifying circuit is controlled by an N-channel field effect transistor Q3.
As shown in fig. 4, the voltage digital-to-analog converter (2) adopts a DAC8830 chip, a signal input terminal set of the DAC8830 chip includes input terminals VDA-CS, VDA-CLK, and VDA-SDI, the input terminals VDA-CS, VDA-CLK, and VDA-SDI are connected to a DAC control code output terminal set of the control unit SOC/FPGA (1), and the DAC8830 chip is provided with an analog output terminal Vout.
Current sense amplifier (4): through a high-precision current sampling resistor R S And current sampling is carried out at the output end, and a sampling signal is amplified by the first instrument amplifier and then input into the ADC for sampling.
As shown in FIG. 5, DR1 is the current sampling resistor R S (ii) a The first instrumentation amplifier is provided withThe operational amplifier U4 is used for carrying out primary amplification, then the voltage follower U5 is used for isolating and improving the driving capability of an output signal, the differential signal is formed after the combined amplification of the operational amplifier U6 and the operational amplifier U7, and the differential signal is input to the current analog-to-digital converter (6) through the output end group AIN 1-1 and AIN1+ -1.
And the voltage detection amplifier (5) samples the positive and negative terminal voltages output, samples the positive and negative terminal voltages through the second instrument amplifier, and inputs the positive and negative terminal voltages into the ADC for sampling.
As shown in FIG. 6, the second instrumentation amplifier is provided with an operational amplifier U9 for amplification once, and then is isolated by a voltage follower U10 to improve the driving capability of the output signal, and then is amplified by the combination of the operational amplifier U11 and the operational amplifier U12 to form a differential signal, and the differential signal is input to the voltage analog-to-digital converter (7) through the output end groups AIN 2-1 and AIN2+ -1.
As shown in fig. 7, the current analog-to-digital converter (6) and the voltage analog-to-digital converter (7) adopt the same chip U8, and the max11195 chip is adopted for U8. The device is provided with two groups of signal input end groups, wherein the signal input end groups AIN 1-and AIN1+ are used for collecting current signals, the signal input end groups AIN 2-and AIN2+ are used for collecting voltage signals, and a current output end DOUT1, an output end CNVST, an output end SCLK and a voltage output end DOUT2 of the device are connected with a control unit SOC/FPGA (1) and transmit digital quantities of the current signals and the voltage signals to the control unit SOC/FPGA (1).
In order to solve the problem of dependence on a multiplying DAC, the novel scheme adopts two ADCs to acquire output voltage and current in real time, realizes the calculation process that the internal resistance of the battery influences the output voltage in the SOC/FPGA, and adjusts the output of the power amplifier in real time by controlling the DAC, thereby realizing the function of adjusting the internal resistance. FIG. 2 is a hardware block diagram of a new scheme; a schematic block diagram of the internal software of the SOC/FPGA is shown in FIG. 3. The software adopts a PID algorithm to realize the real-time tracking of the dynamic target voltage, thereby realizing the simulation function of the internal resistance. The software processing procedure is as follows:
V SET even if the set output no-load voltage, r is the set power supply internal resistance value, I, V 0 Current and voltage values collected currently; i (k) and V 0 (k) Is the digitized quantity of the present voltage current after conversion by the ADC. Target electricityPressure V SET -I (k) x r is the voltage that needs to be output actually.
The first step is as follows: calculating the current value I and the output voltage V 0 To obtain I (k) and V 0 (k)；
The second step is that: according to a set voltage V SET Calculating the current output target voltage V by the internal resistance r SET －I(k)×r；
The third step: calculating the current target voltage V SET -I (k) x r and the present output voltage V 0 (k) Error value e (k);
the fourth step: calculating the output voltage increment delta V (k) at this time through an incremental PID algorithm;
the fifth step: and calculating the current DAC control code according to the last DAC control code and the current output voltage increment, and controlling the DAC to realize voltage regulation.
Incremental PID algorithm:
the PID equation for a continuous time system is as follows:
PID formula for discrete systems:
obtaining the following finishing coefficient:
incremental algorithm:
v(k)＝v(k-1)+Δv(k)
Δv(k)＝v(k)-v(k-1)
＝K p [e(k)-e(k-1)]+K i e(k)+K d [e(k)-2e(k-1)+e(k-2)]
wherein K p 、K i 、K d For PID coefficients, e (k) is the error at the current time, e (k-1) is the last timeError of the moment, e (k-2) error of two moments in time; the incremental PID algorithm can simplify the algorithm and improve the calculation efficiency. And calculating the voltage output quantity delta V (k) required to be increased at this time according to the current error and the error values of the previous two times.
4. The novel scheme has the beneficial effects that: 1) The scheme adopts a digital method to calculate the voltage change introduced by the internal resistance of the battery, and cancels the dependence on a special DAC. 2) The adjusting range of the internal resistance in the original scheme is fixed, and if the internal resistance range is changed, a hardware circuit is required to be added, and the gain of the current detection amplifier is changed; in the scheme, the current gain can be flexibly configured through software, so that the flexible configuration of the internal resistance range is realized, new hardware does not need to be added, and the adaptability is stronger.
Internal resistance modulation is commonly used to simulate battery output characteristics, and for any battery-powered device, variations in simulated battery output performance may provide actual power conditions at different stages of battery life. By using the integrated battery model editor, equivalent open-circuit voltage and equivalent series resistance can be simulated according to different battery types (such as common battery types such as lead, lithium, nickel-cadmium or nickel-hydrogen batteries), the power supply state of real mobile equipment can be simulated more accurately, and the test accuracy is higher.
No-load voltage V SET The voltage of a full-charge state can be set to 4.7V, and the internal resistance r is set according to different battery cores.
Finally, it is noted that: the above-mentioned list is only the concrete implementation example of this invention, and naturally the technicians in this field can make modifications and variations to the invention, provided that these modifications and variations belong to the claims of the invention and their equivalent technical scope, should be regarded as the protection scope of the invention.
Claims (5)
1. A digital program-controlled power supply circuit with adjustable internal resistance comprises a control unit (1), and is characterized by further comprising a voltage digital-to-analog converter (2), a power amplifier (3), and a current sampling resistor R S A current detection amplifier (4) and a voltage detection amplifier(5) The current analog-to-digital converter (6) and the voltage analog-to-digital converter (7), wherein a DAC control code output end group of the control unit (1) is connected with a signal input end group of the voltage digital-to-analog converter (2), an analog output end of the voltage digital-to-analog converter (2) is connected with an input end of the power amplifier (3), and an output end of the power amplifier (3) is connected with the current sampling resistor R S One terminal of (1), a current sampling resistor R S The other end of the current detection amplifier (4) is used as a signal output end of the digital program-controlled power supply circuit, and two input ends of the current detection amplifier are connected with a current sampling resistor R S The output end group of the current detection amplifier (4) is connected with the input end group of the current analog-to-digital converter (6), the output end of the current analog-to-digital converter (6) is connected with the current digital signal input end of the control unit (1), and the current sampling resistor R S The other end of the voltage detection amplifier (5) is connected with the input end of a voltage detection amplifier (5), the output end group of the voltage detection amplifier (5) is connected with the input end group of a voltage analog-to-digital converter (7), and the output end of the voltage analog-to-digital converter (7) is connected with the voltage digital signal input end of the control unit (1).
2. The digital program-controlled power supply circuit capable of adjusting internal resistance according to claim 1, characterized in that: the power amplifier (3) comprises a first operational amplifier circuit, a second operational amplifier circuit and a B-class power amplifier circuit which are sequentially connected, wherein the input end of the first operational amplifier circuit is connected with the analog output end of the voltage digital-to-analog converter (2), the output end VOUT1 of the B-class power amplifier circuit is connected with the D-level of an N-channel field effect transistor, and the S-level of the N-channel field effect transistor is used as the output end VOUT of the power amplifier (3); the G level of the N-channel field effect transistor is connected with a control unit (1); the output terminal VOUT1 of the B-class power amplifying circuit feeds back a voltage signal to the second operational amplifying circuit through the resistor R2.
3. The digital programmed power supply circuit capable of adjusting internal resistance according to claim 2, wherein: the first operational amplifier circuit comprises a resistor R13, one end of the resistor R13 is connected with an analog output end Vout of a voltage digital-to-analog converter (2), the other end of the resistor R13 is connected with a non-inverting input end of an integrated operational amplifier U2, the other end of the resistor R13 is grounded through a capacitor C8, an inverting input end of the integrated operational amplifier U2 is connected with one end of a resistor R5, the other end of the resistor R5 is grounded through a resistor R4, an output end of the integrated operational amplifier U2 is connected with a common end of the resistor R4 and the resistor R5 through a resistor R3, the second operational amplifier circuit comprises an integrated operational amplifier U3, the non-inverting input end of the integrated operational amplifier U3 is connected with an output end of the integrated operational amplifier U2 through a resistor R11, the inverting input end of the integrated operational amplifier U3 is connected with one end of a resistor R8, the other end of the resistor R8 is grounded through a resistor R7, and the output end of the integrated operational amplifier U3 is connected with the common end of the resistor R8 and the resistor R7 through a capacitor C6;
the B-type power amplifying circuit comprises a resistor R1, one end of the resistor R1 is connected with a positive power supply + VPOWER, the other end of the resistor R1 is connected with one end of a resistor R14 through a resistor R6, the other end of the resistor R14 is connected with a negative power supply-VPOWER through a resistor R15, and the common end of the resistor R6 and the resistor R14 is connected with the output end of the integrated operational amplifier U3 through a resistor R9;
the B-type power amplifying circuit further comprises an NPN triode Q1, an NPN triode Q2, a PNP triode Q4 and a PNP triode Q5, wherein the C electrode of the NPN triode Q1 is connected with the C electrode of the NPN triode Q2 in parallel and then is connected with a positive power supply + VPOWER, the positive power supply + VPOWER is further connected with the positive electrode of a polar capacitor C1, and the negative electrode of the polar capacitor C1 is grounded; the B pole of the NPN triode Q1 is connected with the B pole of the NPN triode Q2 in parallel and then connected with the common end of the resistor R1 and the resistor R6, the E pole of the NPN triode Q1 is connected with the E pole of the PNP triode Q4, the E pole of the NPN triode Q2 is connected with the E pole of the PNP triode Q5, the B pole of the PNP triode Q4 is connected with the B pole of the PNP triode Q5 in parallel and then connected with the common end of the resistor R14 and the resistor R15, and the C pole of the PNP triode Q4 is connected with the C pole of the PNP triode Q5 in parallel and then connected with the negative power supply-VPOWER;
an E pole of the NPN triode Q1 is connected with one end of the resistor R12, the other end of the resistor R12 is connected with an E pole of the NPN triode Q2 through the resistor R10, a common end of the resistor R12 and the resistor R10 serves as an output end VOUT1 of the B-type power amplification circuit, the output end VOUT1 is grounded through the capacitor C7, and the output end VOUT1 is also connected with a common end of the resistor R7 and the resistor R8 through the resistor R2.
4. The digital program-controlled power supply circuit capable of adjusting internal resistance according to claim 1, characterized in that: the voltage digital-to-analog converter (2) adopts a DAC8830 chip, a signal input end group of the DAC8830 chip comprises input ends VDA-CS, VDA-CLK and VDA-SDI, the input ends VDA-CS, VDA-CLK and VDA-SDI are connected with a DAC control code output end group of the control unit (1), and the DAC8830 chip is provided with an analog output end Vout.
5. The method for controlling the digital program-controlled power supply circuit with the adjustable internal resistance according to claim 1, characterized by comprising the following steps:
the method comprises the following steps: the control unit (1) obtains the output no-load voltage V SET And a power supply internal resistance value r, the control unit (1) outputting a no-load voltage V SET Generating a DAC control code A to a voltage digital-to-analog converter (2), generating a corresponding voltage signal to a power amplifier (3) by the voltage digital-to-analog converter (2), and outputting the amplified signal to a current sampling resistor R by the power amplifier (3) S One terminal of (1), a current sampling resistor R S The other end of the power supply outputs a power supply signal;
step two: the control unit (1) acquires a current digital quantity I (k) through a current analog-to-digital converter (6), and acquires a current voltage digital quantity V through a voltage analog-to-digital converter (7) 0 (k) The current analog-to-digital converter (6) acquires a current value I through the current detection amplifier (4) and converts the current value I into I (k); the voltage analog-to-digital converter (7) acquires the current voltage value V through the voltage detection amplifier (5) 0 And converted into V 0 (k)；
Step three: the control unit (1) outputs a no-load voltage V according to the setting SET And calculating the current output target voltage V according to the internal resistance value r of the power supply m ，V m ＝V SET －I(k)×r；
Step four: the control unit (1) calculates the current target voltage V m Quantity V digitized from current voltage 0 (k) Error value e (k);
step five: the control unit (1) calculates the output voltage increment delta V (k) according to the error value e (k) by adopting an incremental PID algorithm;
step six: the control unit (1) calculates the current DAC control code B according to the last DAC control code A and the current output voltage increment delta V (k), and outputs the DAC control code B to the voltage digital-to-analog converter (2) to realize voltage regulation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211039866.4A CN115276655A (en) | 2022-08-29 | 2022-08-29 | Digital program-controlled power supply circuit and method capable of adjusting internal resistance |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211039866.4A CN115276655A (en) | 2022-08-29 | 2022-08-29 | Digital program-controlled power supply circuit and method capable of adjusting internal resistance |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115276655A true CN115276655A (en) | 2022-11-01 |
Family
ID=83754820
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211039866.4A Pending CN115276655A (en) | 2022-08-29 | 2022-08-29 | Digital program-controlled power supply circuit and method capable of adjusting internal resistance |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115276655A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117555382A (en) * | 2023-12-25 | 2024-02-13 | 常州高凯电子有限公司 | Voltage regulating circuit for MFC and digital high-voltage control circuit |
-
2022
- 2022-08-29 CN CN202211039866.4A patent/CN115276655A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117555382A (en) * | 2023-12-25 | 2024-02-13 | 常州高凯电子有限公司 | Voltage regulating circuit for MFC and digital high-voltage control circuit |
| CN117555382B (en) * | 2023-12-25 | 2024-05-07 | 常州高凯电子有限公司 | Voltage regulating circuit for MFC and digital high-voltage control circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5254951A (en) | Circuit for measuring discharging and charging current of a battery providing offset/drift voltage for correcting amplifier output | |
| CA2448866A1 (en) | Fuel cell voltage monitoring system and method thereof | |
| CN115276655A (en) | Digital program-controlled power supply circuit and method capable of adjusting internal resistance | |
| CN109884377B (en) | Hall signal measuring device and method with automatically adjusted detection range | |
| US7365528B2 (en) | Method and apparatus of voltage measurement using flying capacitor and switching circuits | |
| CN102620862B (en) | Temperature checker | |
| CN111463850A (en) | Charging current control circuit and control method, electronic equipment and charging method thereof | |
| CN111736651A (en) | Temperature compensation constant current source circuit and temperature compensation method | |
| CN205786892U (en) | Electrokinetic cell simulator | |
| US5519304A (en) | Circuit for measuring the state of charge of an electrochemical cell | |
| CN206945919U (en) | Electric quantity of lithium battery test device | |
| CN113219316A (en) | Triode amplification factor test circuit based on negative feedback | |
| RU2397500C1 (en) | Resistance-to-voltage converter | |
| CN112290795B (en) | Device and method for optimizing power consumption of linear current power amplifier | |
| CN116430159B (en) | Multifunctional test system | |
| CN214539941U (en) | Lithium battery discharge testing device | |
| CN217689887U (en) | Heavy current high accuracy constant current source circuit | |
| CN117554841A (en) | Lithium battery internal resistance test system | |
| CN216352010U (en) | Common mode error compensation circuit | |
| CN220064326U (en) | Variable gain instrument amplifier circuit of battery internal resistance tester | |
| CN220650696U (en) | Acquisition device for rotating speed signal of engine | |
| CN117269710A (en) | SMU daughter card high-precision self-adaptive control floating circuit | |
| CN218734270U (en) | Sectional type optional signal conditioning circuit and measuring device | |
| CN2394249Y (en) | Ultra-low voltage stabilized electric supply | |
| SU997144A1 (en) | Device for testing technical state of storage battery |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |