CN115132752A - Display panel - Google Patents

Display panel Download PDF

Info

Publication number
CN115132752A
CN115132752A CN202210753444.7A CN202210753444A CN115132752A CN 115132752 A CN115132752 A CN 115132752A CN 202210753444 A CN202210753444 A CN 202210753444A CN 115132752 A CN115132752 A CN 115132752A
Authority
CN
China
Prior art keywords
layer
display panel
substrate
signal line
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210753444.7A
Other languages
Chinese (zh)
Inventor
曾文宇
朱修剑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunshan Govisionox Optoelectronics Co Ltd
Hefei Visionox Technology Co Ltd
Original Assignee
Kunshan Govisionox Optoelectronics Co Ltd
Hefei Visionox Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kunshan Govisionox Optoelectronics Co Ltd, Hefei Visionox Technology Co Ltd filed Critical Kunshan Govisionox Optoelectronics Co Ltd
Priority to CN202210753444.7A priority Critical patent/CN115132752A/en
Publication of CN115132752A publication Critical patent/CN115132752A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H01L27/1244Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits for preventing breakage, peeling or short circuiting
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00Organic light-emitting devices
    • H10K50/80Constructional details
    • H10K50/84Passivation; Containers; Encapsulations
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/131Interconnections, e.g. wiring lines or terminals

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Optics & Photonics (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

The application provides a display panel and a display device, wherein the display panel is divided into a display area and a non-display area. The display panel comprises a substrate, a first metal layer, a second metal layer and a filling layer. The first metal layer is superposed on the substrate and comprises a plurality of first signal lines, the first signal lines positioned in the non-display area comprise first sections, and grooves are formed in the side walls of the first sections. The second metal layer is positioned on one side of the first metal layer, which is far away from the substrate, and comprises a plurality of second signal lines, and partial orthographic projections of the second signal lines on the substrate are overlapped with the orthographic projections of the first sections on the substrate. The filling layer is positioned in the non-display area and at least partially fills the groove of the first section. Based on the design, the groove at the first section of the first signal line is filled with the filling layer, so that the short circuit problem of the second signal line can be improved.

Description

Display panel
Technical Field
The application relates to the technical field of display, in particular to a display panel.
Background
With the development of display technologies, display panels, especially display panels integrated with touch functions, are widely used. Because the touch electrode is close to the display electrode, the normal use of the display panel is affected by the problems of short circuit of the signal line of the touch electrode at the edge of the signal line connected with the display electrode due to the limitation of the wiring and the processing technology of the signal line respectively connected with the touch electrode and the display electrode.
Disclosure of Invention
A first aspect of the present application provides a display panel divided into a display area and a non-display area. The display panel comprises a substrate, a first metal layer, a second metal layer and a filling layer. The first metal layer is superposed on the substrate and comprises a plurality of first signal lines, at least part of the first signal lines are positioned in the non-display area, the first signal lines positioned in the non-display area comprise first sections, and grooves are formed in the side walls of the first sections. The second metal layer is positioned on one side of the first metal layer, which is far away from the substrate, and comprises a plurality of second signal lines, and partial orthographic projections of at least two adjacent second signal lines on the substrate are overlapped with the orthographic projections of the first section on the substrate. The filling layer is positioned in the non-display area and at least partially fills the groove of the first section.
In the scheme, the filling layer is used for filling the grooves of the first section to cut off the communication channel between the adjacent second signal lines, so that the short circuit problem of the adjacent second signal lines is solved.
With reference to the first aspect, in some example embodiments, the fill layer is located between the first metal layer and the second metal layer. Further, the filling layer wraps at least the side wall of the first section. Further, at least part of the filling layer also covers the first signal line. Furthermore, the first signal line further comprises a second section, a groove is formed in the side wall of the second section, the orthographic projection of the second section on the substrate is staggered with the orthographic projection of at least part of two adjacent second signal lines on the substrate, and at least part of the filling layer is filled in the groove of the second section.
In the scheme, the design scheme of the filling layer is various, the filling layer can be designed according to the requirement of the display panel, the design difficulty of the filling layer is reduced, and the adaptability of the filling layer is improved.
With reference to the first aspect, in some embodiments, the display panel further includes a first insulating layer, the first insulating layer is an inorganic film layer and is located between the first metal layer and the second metal layer, and the filling layer is an organic film layer. Further, the thickness of the filling layer is larger than that of the first insulating layer.
In the above scheme, the organic film layer is thicker, the groove of the first section can be effectively filled, and the problem of short circuit of the second signal line is effectively solved. Furthermore, the thickness of the filling layer is larger than that of the first insulating layer, so that the filling layer is not easy to break when the edges of the first signal lines are crossed, the grooves of the first section can be filled more effectively, a channel which is possibly short-circuited between adjacent second signal lines is cut off, and the short-circuit problem of the second signal lines is further effectively improved.
With reference to the first aspect, in some embodiments, the filling layer is located between the first insulating layer and the second metal layer. Further, the display panel further comprises an encapsulation layer positioned on one side of the filling layer, which is far away from the substrate, wherein the encapsulation layer comprises a first layer, a second layer and a third layer which are sequentially stacked. The first layer and the third layer are both inorganic film layers, and the second layer is an organic film layer. The first insulating layer includes portions of the first layer and the third layer located in the non-display region.
In the scheme, the filling layer indirectly fills the groove of the first section while not influencing the bonding strength between the first insulating layer and other film layers on the substrate, so that the short circuit problem of the second signal line is improved. Furthermore, the first layer of the packaging layer is in contact with the filling layer, and the film layer where the second signal line is located is arranged on one side, far away from the first signal line, of the packaging layer, so that the water and oxygen resistance of the display panel is improved, and the film layer between the substrate and the second signal line is protected.
With reference to the first aspect, in some embodiments, the filling layer is located between the first insulating layer and the first metal layer.
In the scheme, the filling layer directly fills the groove of the first section of the first signal line, and the problem of short circuit between the second signal lines is effectively solved.
With reference to the first aspect, in some embodiments, the filling layer has one or more through holes, and at least a portion of the first insulating layer fills the through holes. Further, an orthographic projection of at least part of the through hole on the substrate is positioned in an orthographic projection of the first section on the substrate, and the first insulating layer is in contact with the first section. Further, the substrate includes a second insulating layer, the first signal line is located between the second insulating layer and the first insulating layer, and the first insulating layer is in contact with the second insulating layer through the via hole. Further, the second insulating layer is a flat layer or a passivation layer.
In the above scheme, the design of the through hole does not affect the filling layer to fill the groove of the first section of the first signal line, and simultaneously allows the first insulating layer on the filling layer to be in direct contact with the second insulating layer below the filling layer, so that high-strength bonding is realized, and the quality of the display panel is improved.
With reference to the first aspect, in some embodiments, the display panel further includes an encapsulation layer on a side of the second signal line facing the substrate, the encapsulation layer including a first layer, a second layer, and a third layer stacked in this order. The first layer and the third layer are both inorganic film layers, and the second layer is an organic film layer. The first insulating layer includes portions of the first layer and the third layer located in the non-display region.
In the above scheme, the first layer of the packaging layer is in contact with the second signal line, the first layer and the third layer are both inorganic film layers, the packaging layer plays a role in protecting the first signal line and other film layers on the substrate, and the quality and the water and oxygen resistance of the display panel are improved.
With reference to the first aspect, in some embodiments, the display panel further includes a buffer layer and a touch layer sequentially stacked on a side of the encapsulation layer facing away from the substrate. The first insulating layer further includes a portion of the buffer layer located at the non-display region.
In the above scheme, the buffer layer is arranged to protect the film layer between the first signal line and the second signal line from being affected by the preparation process of the touch layer as much as possible. On the other hand, the buffer layer enables the surface of the film layer to be flat, and prevents the through holes of the filling layer from influencing the preparation of the second signal lines.
With reference to the first aspect, in some embodiments, the display panel further includes a display function layer and a touch layer located in the display area. The substrate comprises a driving circuit layer positioned in the display area and used for driving the display function layer, a plurality of first signal lines are electrically connected with the driving circuit layer, and a plurality of second signal lines are electrically connected with the touch layer.
In the above aspect, the plurality of display electrodes in the display function layer extend to the non-display region to be electrically connected to the plurality of first signal lines, and the first signal lines are further electrically connected to the lead lines of the driving chip that drives the light emission of the display function layer. A plurality of touch electrodes of the touch layer extend to the non-display area and are connected with a plurality of second signal lines.
With reference to the first aspect, in some embodiments, a partial region of the non-display region far from the display region is divided into a bending region, the display panel further includes a blocking dam between the bending region and the display region, and the filling layer is between the blocking dam and the bending region.
In the scheme, based on the fact that the intersecting part of the edge of the first signal wire and the second signal wire is located at the junction of the blocking dam and the bending area, the filling layer is designed, the short circuit problem of the second signal wire is effectively improved, meanwhile, the preparation process of the filling layer is simplified to the greatest extent, the processing process of the display panel is simplified, and the production cost of the display panel is reduced.
A second aspect of the present application provides a display device. The display device includes the display panel of any one of the first aspect provided above.
Drawings
Fig. 1 is a schematic plan view of a partial area of a display panel according to an embodiment of the present application.
FIG. 2 is a cross-sectional view of a portion of a display panel according to an embodiment of the present application, including the display panel shown in FIG. 1 along line M 1 N 1 Cross-sectional view of (a).
FIG. 3 is a cross-sectional view of a portion of a display panel according to an embodiment of the present application, including the display panel shown in FIG. 1 along line M 2 N 2 Cross-sectional view of (a).
Fig. 4A is a schematic structural diagram of a first signal line in an ideal design according to an embodiment of the present application.
Fig. 4B is a schematic structural diagram of a first signal line according to an embodiment of the present application in practice.
Fig. 5 is a schematic plan view illustrating a partial area of a display panel according to an embodiment of the present application.
FIG. 6 is a cross-sectional view of a portion of a display panel according to an embodiment of the present application, including the display panel shown in FIG. 5 along line M 1 N 1 Cross-sectional view of (a).
FIG. 7 is a cross-sectional view of a portion of a display panel according to an embodiment of the present application, including the display panel shown in FIG. 5 along line M 2 N 2 Is shown in cross-section.
FIG. 8 is a cross-sectional view of a portion of a display panel according to another embodiment of the present application, including the display panel shown in FIG. 5 along line M 1 N 1 Is shown in cross-section.
FIG. 9 is a cross-sectional view of a partial area of a display panel according to another embodiment of the present application, including the display panel shown in FIG. 5 along line M 2 N 2 Cross-sectional view of (a).
Fig. 10 is a schematic structural diagram of a display panel according to another embodiment of the present application.
FIG. 11 is a cross-sectional view of a portion of a display panel according to an embodiment of the present application, including the display panel shown in FIG. 10 along line M 1 N 1 Cross-sectional view of (a).
FIG. 12 is a cross-sectional view of a portion of a display panel according to an embodiment of the present application, including the display panel shown in FIG. 10 along line M 2 N 2 Cross-sectional view of (a).
FIG. 13 is a cross-sectional view of a partial area of a display panel according to another embodiment of the present application, including the display panel shown in FIG. 10 along line M 2 N 2 Cross-sectional view of (a).
FIG. 14 is a cross-sectional view of a partial area of a display panel according to another embodiment of the present application, including the display panel shown in FIG. 10 along line M 2 N 2 Cross-sectional view of (a).
FIG. 15 is a cross-sectional view of a partial area of a display panel according to another embodiment of the present application, including the display panel shown in FIG. 10Display panel edge M 2 N 2 Is shown in cross-section.
FIG. 16 is a cross-sectional view of a partial area of a display panel according to another embodiment of the present application, including the display panel shown in FIG. 5 along line M 1 N 1 Cross-sectional view of (a).
FIG. 17 is a cross-sectional view of a partial area of a display panel according to another embodiment of the present application, including the display panel shown in FIG. 5 along line M 2 N 2 Cross-sectional view of (a).
FIG. 18 is a cross-sectional view of a partial area of a display panel according to another embodiment of the present application, including the display panel shown in FIG. 5 along line M 1 N 1 Cross-sectional view of (a).
FIG. 19 is a cross-sectional view of a partial area of a display panel according to another embodiment of the present application, including the display panel shown in FIG. 5 along line M 2 N 2 Cross-sectional view of (a).
FIG. 20 is a cross-sectional view of a partial area of a display panel according to another embodiment of the present application, including the display panel shown in FIG. 5 along line M 2 N 2 Is shown in cross-section.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
With the development of display panels, the display panel is not limited to implementing only a display function but also can implement at least one other function, such as a touch function, so that the display panel includes a plurality of first signal lines implementing at least the display function and a plurality of second signal lines implementing one other function of the at least one other function. Based on the limitation of the overall thickness of the display panel, the spatial distance between the first signal lines and the second signal lines is very short, so that the structure of the first signal lines can also affect the preparation of the second signal lines, and the problem of short circuit between the adjacent second signal lines occurs.
Specifically, in the manufacturing process of the display panel, when other film layers above the film layer where the first signal line is located are manufactured, the used corrosive liquid, such as developing solution (hydrofluoric acid and the like) and etching solution (nitric acid and the like), can flow to the film layer where the first signal line is located, and the corrosion resistance of at least two metal layers made of different materials in the first signal line is different, so that the edge of the first signal line can be notched due to different corrosion degrees of the film layers made of different materials. The insulating layer, which is spaced between the first signal line and the second signal line, is generally an inorganic thin film having a relatively small thickness, and accordingly, a defect is formed at the groove. Therefore, when the second signal lines are formed on the insulating layer, the second signal lines crossing the first signal lines spatially are affected by the grooves (actually, the defects formed at the grooves by the inorganic thin film) at the edges of the first signal lines, and metal for forming the second signal lines remains in the channels between the adjacent second signal lines at the portions crossing the groove spatially, thereby causing short-circuiting of the adjacent second signal lines.
The embodiment of the application provides a display panel, it has set up the filling layer and is used for filling the recess of the first section crossing with second signal line space in the edge of first signal line, has reduced and has formed the remaining risk of metal in the recess of first section, from the recess that has reduced first signal line lateral wall to the influence of preparation second signal line, and then has improved the short circuit problem that appears between the adjacent second signal line.
The present embodiment provides a display panel, as shown in fig. 1, 2, 3 and 4, which is divided into a display area AA and a non-display area DA, and includes a substrate 1, a display functional layer 2 and at least one other functional layer 3 sequentially stacked on the substrate 1. The display panel further comprises a first metal layer, a second metal layer and a filler layer 4 arranged on the same side of the substrate 1 as the display functional layer 2 and the at least one further functional layer 3. The first metal layer is stacked on the substrate 1 and includes a plurality of first signal lines 21, the first signal lines 21 are at least partially located in the non-display area DA, the first signal lines 21 located in the non-display area DA include first segments 211, and sidewalls of the first segments 211 are formed with grooves 212. The second metal layer is located on a side of the first metal layer away from the substrate 1, and includes a plurality of second signal lines 31, and at least a part of orthographic projection of two adjacent second signal lines 31 on the substrate 1 overlaps with orthographic projection of the first segment 211 on the substrate 1. The filling layer 4 is located in the non-display area DA and at least partially fills the groove 212 of the first segment 211.
Each first signal line 21 comprises at least two sub-metal layers of different materials stacked on the substrate 1, and the structure of the first signal line 21 may have an effect on the preparation of the second signal line 31 disposed on the side thereof facing away from the substrate 1. Exemplarily, regarding the structure of the first signal line 21, for example, as shown in fig. 4A and 4B, the first signal line 21 includes a first metal layer 213, a second metal layer 214, and a third metal layer 215, which are sequentially stacked. For example, the material of the first metal layer 213 and the third metal layer 215 is the same as titanium (Ti), and the material of the second metal layer 214 is different from that of the other metal layers, and is aluminum (Al). The first signal line 21 formed first on the substrate 1 is shown in fig. 4A, and the three metal layers, i.e., Ti-Al-Ti metal layers, are flush at the edge of the first signal line 21. However, after the other film layer is continuously formed on the film layer on which the first signal line 21 is formed, the film layer on which the first signal line 21 is formed is corroded, and corrosion resistance of different metals is different, for example, corrosion resistance of Ti is greater than that of Al. Specifically, as shown in fig. 4B, since the length of the second metal layer 214 etched (shown by a dotted line) is longer than the length of the first metal layer 213 etched (shown by a dotted line) and the length of the third metal layer 214 etched (shown by a dotted line), respectively, a groove 212 is formed at the edge of the first signal line.
Based on the design of the groove 212 and the filling layer 4 on the first signal line 21, the groove 212 at least filled in the first segment 211 fills at least a part of the edge between two adjacent second signal lines 31 in the edge of the first signal line 21, and the edge is flattened, so that a path of a channel between two adjacent second signal lines 31, which may be short-circuited, is disconnected, the short-circuit problem is avoided, and the short-circuit problem of the second signal lines 31 is improved.
It should be understood that the structure of the first signal line is not limited to the three-layer structure of Ti-Al-Ti, and other metal materials may be used to form the multi-layer structure, for example, molybdenum metal material is used to form at least one metal layer. The filling layer may be a single layer or a plurality of layers. These structures can be selected according to the requirements of the display panel and the requirements of the production process.
The groove part or all of the groove part where the channel between two adjacent second signal lines passes is filled with the filling layer, namely, the groove part is flattened, so that the short circuit problem between the adjacent second signal lines can be improved. In one embodiment, a filler layer wraps at least the sidewalls of the first section. Further, at least part of the filling layer also covers the first signal line.
In at least one embodiment, the first signal line further includes a second segment, a groove is formed in a sidewall of the second segment, an orthographic projection of the second segment on the substrate is staggered from orthographic projections of at least two adjacent second signal lines on the substrate, and at least part of the filling layer is filled in the groove of the second segment. The design of the filling layer will be described in detail below with reference to the drawings.
Scheme 1: in some embodiments, as shown in fig. 1, fig. 2 and fig. 3, the filling layer 4 is disposed between the first metal layer and the second metal layer, that is, the filling layer 4 is disposed between the first signal line 21 and the second signal line 31, and the filling layer 4 only fills the groove of the first segment 211 of the first signal line 21, that is, the orthographic projection of the filling layer 4 on the surface of the substrate 1 covers the portion of the edge of the first signal line 21, which intersects with the adjacent two second signal lines 31, and the portion between the adjacent two second signal lines 31; i.e. the orthographic projection of the first segment 211 on the face of the substrate 1. This design flattens the grooves of the part where the channel spaces of the short circuit between the first signal line 21 and the adjacent second signal line 22 meet, by the filling layer 4, and the channel part above the flattened grooves has no metal residue, which makes the short circuit path disconnected, thereby improving the short circuit problem of the second signal line 31.
Scheme 2: in some embodiments, as shown in fig. 1, fig. 2 and fig. 3, the filling layer 4 is disposed between the first metal layer and the second metal layer, that is, between the first signal line 21 and the second signal line 31, the filling layer 4 covers only a portion of the edge of the first signal line 21 between two adjacent second signal lines 31, and covers the first section 211 of the first signal line 21, that is, an orthographic projection of the filling layer 4 on the surface of the substrate 1 covers an orthographic projection of a portion of the edge of the first signal line 21 between two adjacent second signal lines 31 on the surface of the substrate 1. The scheme enables the grooves of the part, positioned between two adjacent second signal lines 31, in the edge of the first signal line 21 to be flattened, enables the upper film layer intersected with the groove spaces to have no metal residue, and enables the channel part between the adjacent second signal lines 31 to be disconnected and not to be conducted, so that the short circuit problem of the second signal lines 31 is improved.
Scheme 3: in some embodiments, as shown in fig. 5, 6 and 7, the filling layer 4 is located between the first metal layer and the second metal layer, that is, between the first signal line 21 and the second signal line 31, an orthogonal projection of a portion of an edge of the first signal line 21, which intersects with the second signal line 31, on the surface of the substrate 1 is located within an orthogonal projection of the filling layer 4 on the surface of the substrate 1, and an orthogonal projection of a portion of an edge of the first signal line 21, which is located between two adjacent second signal lines 32, on the surface of the substrate 1 is located within an orthogonal projection of the filling layer 4 on the surface of the substrate 1. That is, not only the groove of the first segment 211 is filled, but also at least a part of the first signal line 21 is covered by the filling layer 4, which completely fills the channel of the second signal line 31 between adjacent ones, planarizes the interface, and avoids metal residue in the process of preparing the second signal line 31, thereby solving the problem of short circuit between adjacent ones of the second signal lines 31. And the filling layer is tiled between the first signal line and the second signal line, so that the process machining in actual production is facilitated, and the production cost is saved.
In some embodiments, as shown in fig. 8 and 9, the display panel further includes a first insulating layer 5 between the first metal layer and the second metal layer, i.e., between the first signal line 21 and the second signal line 31, the first insulating layer 5 being an inorganic film layer. The corresponding filling layer 4 disposed in the display panel is an organic film layer. Considering that the inorganic film layer is relatively thin, the first insulating layer 5 disposed between the first signal line 21 and the second signal line 31 cannot cover the groove at the edge of the portion where the edge of the first signal line 21 intersects with the second signal line 31, and thus the filling layer 4 is disposed as an organic film layer, and during the preparation of the filling layer 4, the filling layer levels at the edge of the portion of the first signal line 21, fills the groove at the edge of the portion, and improves the short circuit problem between the second signal lines 31. It is to be understood that the first insulating layer 5 may be a single layer or a plurality of layers.
In at least one embodiment, the thickness of the fill layer is greater than the thickness of the first insulating layer. This just makes the difficult fracture that takes place when the filling layer intersects at the edge of first signal line, can all fill the recess at the edge of first signal line to improve the short circuit problem that appears between the second signal effectively. In practical applications, the specific location of the filling layer is designed according to the film layer design between the first signal line and the second signal line, and other functional requirements.
In some embodiments, as shown in fig. 8 and 9, the filling layer 4 is located between the first insulating layer 5 and the first metal layer, i.e., the first signal line 21. The filling layer 4 directly fills the groove at the edge of the first signal line 21, and effectively improves the problem of short circuit between the second signal lines 31.
The position of the filling layer may affect the direct contact relationship between the original film layers in the display panel, and therefore, in some embodiments, as shown in fig. 10, 11 and 12, the filling layer 4 has one or more through holes 41, and the first insulating layer 5 at least partially fills the through holes 41. The filling layer 4 is provided with a plurality of through holes 41 at least in the region spatially intersecting the plurality of first signal lines 21. The design of the through hole 41 does not affect the adhesion between the first insulating layer 5 and the film layer between the buffer layer 4 and the substrate 1.
In at least one embodiment, an orthographic projection of at least a portion of the via on the substrate is within an orthographic projection of the first segment on the substrate, and the first insulating layer is in contact with the first segment. As exemplarily shown in fig. 10, a length a of a portion of the via 41, which is intersected with the first signal line 21, of the plurality of vias 41 in the width direction of the first signal line 21 is smaller than a width b of the first signal line 21, that is, a < b, so that the via does not affect the effective coverage of the filling layer 4 on the edge of the first signal line, and also does not affect the adhesion strength of the first insulating layer 5 and the film layer between the buffer layer 4 and the substrate 1.
In at least one embodiment, as shown in fig. 11 and 12, the substrate 1 includes the second insulating layer 6, the first signal line 21 is located between the second insulating layer 6 and the first insulating layer 5, and the first insulating layer 5 is in contact with the second insulating layer 6 through the via hole 41. That is, the part of the first insulating layer 5 on the filling layer 4 passing through the through hole 41 directly contacts with the second insulating layer 6 under the filling layer 4, so that the bonding with higher strength is realized, the problem that the bonding strength between the filling layer 4 and the first insulating layer 5 and the second insulating layer 6 is not high when an organic film layer is adopted is avoided, and the quality of the display panel is improved.
As to the effect of the via provided on the filler layer 4 on the second signal line thereon, in at least one embodiment, the second signal line 31 is designed to avoid the via 41 of the filler layer 4, as shown in fig. 11. In at least another embodiment, as shown in fig. 12, the second signal line 31 may have a portion of the second signal line passing through the via 41 on the filling layer 4. The method for reducing the influence of the via 41 on the second signal line 31 will be described in detail below, and will not be described herein.
It should be understood that the present application is not limited to the specific number of through holes, the shape of the through holes, and the distribution rule between different through holes. The cross section of the through holes can be a rectangular row as shown in fig. 10, and a circular, semicircular, square row, triangular or other polygonal structure can also be adopted. And the size of each through hole and the distance between different through holes can be equal or different. The through holes can be distributed in an equidistant array, and other distribution schemes, such as centrosymmetric distribution, can also be adopted. The specific design scheme of the through holes can be specifically designed according to the functional requirements of the display panel and the requirements of the processing technology.
In at least one embodiment, the display panel further includes a planarization layer or a passivation layer disposed on the substrate, and the second insulating layer is the planarization layer or the passivation layer.
In addition to improving the short-circuit problem of the second signal line by providing the filling layer, the quality of the display panel can be improved in other ways. Illustratively, as shown in fig. 13, in some embodiments, the display panel further includes an encapsulation layer 7 positioned on a side of the second signal line 31 adjacent to the substrate 1, and the encapsulation layer 7 includes a first layer 71, a second layer 72, and a third layer 73, which are sequentially stacked. The first layer 71 and the third layer 73 are both inorganic film layers, and the second layer 72 is an organic film layer. The first insulating layer 5 includes portions of the first layer 71 and the third layer 73 located in the non-display area DA. First layer 71 in first insulating layer 5 sets up the rete at second signal line 31 place towards one side of base plate, and third layer 73 sets up the one side that filling layer 4 deviates from the base plate, and first layer 71 is inorganic rete with third layer 73, and third layer 71 passes through-hole 41 on filling layer 4 and realizes the bonding of higher strength with second insulating layer 6, consequently, encapsulated layer 7 has still played the ability that has improved display panel's water blocking oxygen when not influencing display panel's quality.
Based on the above-mentioned effect of the via hole in the filling layer on the second signal line, two ways will be provided for improvement. The method comprises the following specific steps:
first, as shown in fig. 14, in some embodiments, the other functional layer 3 of the display panel is a touch layer, and the display panel further includes a buffer layer 8 between the encapsulation layer 7 and the touch layer 3. The first insulating layer 5 further includes a portion of the buffer layer 8 positioned in the non-display area DA. On one hand, considering that the film layer between the first signal line 21 and the second signal line 31 is corroded to a certain degree in the preparation process of the second signal line 31 on the buffer layer 8, the film layer between the first signal line 21 and the second signal line 31 is protected by the buffer layer 8, and the quality of the display panel is improved. On the other hand, the buffer layer 8 flattens the end surface of the film layer, and improves the influence of the through hole 41 provided in the filling layer 4 on the preparation of the second signal line 31.
Second, for example, as shown in fig. 15, the encapsulation layer 7 of the display panel further includes an adhesive layer 74 located between the first layer 71 and the third layer 73 and within the non-display area DA, and the adhesive layer 74 intersects with the through hole 41 of the filling layer 4. The adhesive layer 74 fills at least the space left after the through hole 41 of the filler layer 4 is covered with the film layer between the third layer 73 of the sealing layer 7 and the filler layer 4, so that after the first layer 71 and the third layer 73 of the sealing layer 7 are bonded by the adhesive layer, the end face of the film layer where the first layer 71 faces the second signal line 31 is flattened, and the influence of the through hole 41 on the second signal line 31 is improved. In addition, the adhesive layer 74 increases the adhesive strength between the first layer 71 and the third layer 73 of the encapsulation layer 7 at the edge of the display panel, improves the sealing quality of the encapsulation layer 7, and further improves the water and oxygen resistance of the display panel.
Considering the effect of the preparation of the second signal line on the film layer between the second signal line and the substrate, especially the film layer close to the second signal line, as shown in fig. 15, in at least one embodiment, a buffer layer 8 is further disposed between the film layer where the second signal line 31 is located, i.e., the touch layer 3, and the first layer 71 of the encapsulation layer 7, and the buffer layer 8 can reduce the problem that the corrosion of the corrosive liquid between the second signal line 31 and the substrate 1 affects the quality of the display panel during the preparation of the second signal line 31.
The filling layer is not limited to the design scheme provided between the first insulating layer and the first signal line, as long as it can fill the groove at the edge of the first signal line. Based on this, instead of the filling layer directly contacting the first signal line to fill the groove on the edge thereof, the filling layer may be not directly contacting the first signal line, as long as it is disposed above the film layer on which the first signal line is located and below the film layer on which the second signal line is located, and the specific embodiment is described in detail below.
In some embodiments, as shown in fig. 16 and 17, the filling layer 4 is located between the first insulating layer 5 and the second signal line 31. The first insulating layer 5 has already filled the recess at the edge of the first signal line 21 once, but can not fill the whole space of these recesses completely, on this basis, the filling layer 4 is not in direct contact with the first signal line 3, set up on the first insulating layer 5, after the first insulating layer 5 covers the recess, have carried on the secondary coverage to the remaining space of this recess, has improved the efficiency and the effect that the recess at the edge of the first signal line 21 is filled more effectively, thus has improved the short circuit problem of the second signal line 31 effectively. And the arrangement of the filling layer does not influence the bonding strength between the first insulating layer and other film layers on the substrate.
It should be understood that when the first insulating layer is a multi-layer structure, the filling layer may also be disposed between the plurality of film layer structures included in the first insulating layer according to production requirements. In addition, the film layer between the first signal line and the second signal line is not limited to only one film layer provided with the first insulating layer, and other film layers may also be provided, so that the arrangement of the filling layer is not limited to the two schemes provided in this embodiment, that is, the filling layer is arranged between the first insulating layer and the first signal line or between the first insulating layer and the first signal line, and it may be designed according to a specific film layer structure between the first signal line and the second signal line, so as to achieve more other functions of the filling layer, such as using the through hole of the filling layer for limiting.
Regarding the design in which the first insulating layer includes a multi-layer structure, in at least one embodiment, as shown in fig. 18 and 19, the display panel further includes an encapsulation layer 7 on the side of the filling layer 4 away from the substrate 1. The encapsulation layer 7 includes a first layer 71, a second layer 72, and a third layer 73 stacked in this order. The first layer 71 and the third layer 73 are both inorganic film layers, and the second layer 72 is an organic film layer. The first insulating layer 5 includes portions of the first layer 71 and the third layer 73 located in the non-display area DA. The first layer 71 of the packaging layer 7 faces the side away from the filling layer 4, further, the first layer 71 is in direct contact with the filling layer 4, and plays a role in protecting the filling layer 4, the first signal line 3 and other film layers on the substrate 1, and meanwhile, the film layer where the second signal line 31 is located is on the side away from the first signal line 21 of the packaging layer 7, so that the damage of the preparation of the second signal line 31 to other film layers on the substrate 1 is reduced, and the quality of the display panel is improved.
In order to meet the market demand for display panels, at least one other functional layer of the display panel comprises a touch layer. In at least some embodiments, as shown in fig. 20, the display panel further includes a buffer layer 8 between the encapsulation layer 7 and the touch layer 3. The first insulating layer 5 further includes a portion of the buffer layer 8 positioned in the non-display area DA. The buffer layer 8 can not only planarize the end surface, improve the through hole 41 formed in the filling layer 4, and influence the preparation of the second signal line 31, but also prevent the corrosion of the etching solution on the film layer between the second signal line and the substrate during the preparation of the second signal line 31, thereby improving the quality of the display panel.
Based on the trace design that the display panel has both the display function and the touch function, the functions of the first signal line and the second signal line are defined, specifically, as shown in fig. 12 and 20, in at least one embodiment, the display panel further includes a display function layer 2 and a touch layer 3 located in the display area AA. The substrate 1 includes a driving circuit layer 9 located in the display area AA for driving the display function layer 2, a plurality of first signal lines 21 electrically connected to the driving circuit layer 9, and a plurality of second signal lines 31 electrically connected to the touch layer 3. The plurality of display electrodes in the driving circuit layer 9 extend to the non-display area DA to be electrically connected to the plurality of first signal lines 21, and the first signal lines 21 are also electrically connected to the lead lines of the driving chip that controls light emission of the display function layer. The touch electrodes of the touch layer 3 extend to the non-display area DA and are connected to the second signal lines 31.
It is to be understood that the display function layer includes a first conductive layer, a pixel defining layer, an organic light emitting layer, and a second electrode, which are sequentially stacked in a direction on and away from the substrate. The driving circuit layer comprises an active layer, a gate insulating layer, a gate electrode, an interlayer insulating layer and a source drain electrode which are sequentially stacked on the substrate and far away from the substrate. The plurality of first signal lines are electrically connected with the source-drain electrodes and the gate electrodes. The touch layer comprises a touch structure, a first touch electrode and a second touch electrode which are connected with the touch structure, and is used for realizing a touch function. The first touch electrode and the second touch electrode are electrically connected with the plurality of second signal lines.
It is to be understood that the display panel may further include other film layers to improve the quality of the display panel, for example, a protective layer may be further disposed between the substrate and the driving circuit layer, may be made of at least one material including silicon nitride SiNx, silicon oxide SiOx, and silicon oxynitride SiOxNy, may be a single layer or multiple layers, to prevent or reduce penetration of impurities, moisture, and external air, which may cause degradation of semiconductor characteristics, and may planarize the surface. For example, a planarization layer may be further provided between the driver circuit layer and the display function layer as a second insulating layer. For example, a passivation layer may be provided on an end surface of the driver circuit layer away from the substrate, i.e., on the interlayer insulating layer, which may serve as a second insulating layer. For example, various schemes such as disposing another protective layer on the second electrode are not described herein.
Besides the touch function and the display function, the display panel can be designed to have a flexible bending function, so that the applicability of the display panel can be improved. In some embodiments, as shown in fig. 1, 5 and 10, a partial area of the non-display area DA away from the display area AA is divided into a bending area BB, the display panel further includes a barrier dam 10 located between the bending area BB and the display area AA, the filling layer 4 is located between the barrier dam 10 and the bending area BB, that is, the filling layer 4 is located at an intersection of the barrier dam 10 and the bending area BB, that is, the boundary line of the barrier dam 10 and the bending area BB is not connected, and a width area is located between the boundary lines of the two, and the filling layer 4 is disposed in the width area. Further, as shown in fig. 5 and 10, the filling layer 4 is spread to fill the width area of the boundary between the barrier dam 10 and the bending area BB, that is, one side of the filling layer 4 is connected to the boundary line of the barrier dam 10 far from the display area AA, and the other side of the filling layer 4 is connected to the boundary line of the bending area BB near the display area AA. Based on the fact that the intersection part of the edge of the first signal line 21 and the second signal line 31 is located at the junction of the blocking dam 10 and the bending area BB, the short circuit problem of the second signal line 31 is effectively improved by the arrangement position of the filling layer 4, and meanwhile, the preparation process of the filling layer 4 is simplified to the greatest extent, so that the processing technology of the display panel is simplified, and the production cost of the display panel is reduced.
It should be understood that whether the display panel has a flexible bending function or not, the material selection of its substrate is required. When the display panel does not have the function of flexible bending, the substrate may be made of at least one of glass and plastic. When the display panel has a flexible bending function, the substrate can be made of a flexible material of polyimide. Meanwhile, the substrate may be made of a transparent material, and when the display panel is of a front emission type, the substrate may be made of an opaque material. The substrate may be prepared by selecting suitable materials according to production requirements.
Regarding the specific design of the blocking dam, in at least one embodiment, as shown in fig. 5 and 10, the display panel includes two blocking dams 10, and the height of the blocking dam 10 close to the display area AA in the direction away from the substrate 1 is smaller than the height of the blocking dam 10 close to the display area AA in the direction away from the substrate 1. The blocking dam 10 can prevent liquid from overflowing into the non-display area or the display area in the process of preparing the organic film layer in the display area or the non-real area, and can improve the processing efficiency of the display panel. It should be understood that the arrangement position and the number of the barrier dams, and the parameters of each barrier dam, such as height, width, etc., are not limited to those provided in the present embodiment, and an appropriate technical solution may be designed and selected according to the functional requirements and the processing conditions of the display panel.
The embodiment of the application also provides a display device. The display device includes the display panel of any one of the first aspect provided above.
For example, in some embodiments, the display device includes a display region, a non-display region, and a bending region located in a direction of the non-display region away from the display region, and the filling layer is disposed in a region where the non-display region does not intersect with the bending region.
For example, the display device provided in at least one embodiment of the present application further includes a touch sensor for realizing touch control, a touch chip, and a flexible circuit board. In order to realize the lightness and thinness of the touch display panel, the touch sensor is arranged in the packaging layer of the display panel, and the touch chip is arranged on the flexible circuit board and transmits signals to the touch sensor through the touch signal line.
For example, the display device in the embodiments of the present application may be any product or component having a display function, such as a television, a digital camera, a mobile phone, a watch, a tablet computer, a notebook computer, a navigator, a circular wearable product, and the like.
The above description is only for the specific embodiments of the present application, but the scope of the present application is not limited thereto, and any person skilled in the art can conceive of changes or substitutions within the technical scope of the present application, and shall be covered by the scope of the present application. Therefore, the protection scope of the present application shall be subject to the protection scope of the claims.

Claims (10)

1. A display panel divided into a display area and a non-display area, the display panel comprising:
a substrate;
the first metal layer is superposed on the substrate and comprises a plurality of first signal lines, at least part of the first signal lines are positioned in the non-display area, the first signal lines positioned in the non-display area comprise first sections, and the side walls of the first sections are provided with grooves;
the second metal layer is superposed on one side of the first metal layer far away from the substrate and comprises a plurality of second signal lines, and the orthographic projection parts of at least two partially adjacent second signal lines on the substrate are overlapped with the orthographic projection parts of the first sections on the substrate; and
and the filling layer is positioned in the non-display area, and at least part of the filling layer is filled in the groove of the first section.
2. The display panel according to claim 1, wherein the filling layer is located between the first metal layer and the second metal layer,
preferably, the filling layer wraps at least the side wall of the first section;
preferably, at least a part of the filling layer further covers the first signal line;
preferably, the first signal line further includes a second segment, a groove is formed in a sidewall of the second segment, an orthographic projection of the second segment on the substrate is staggered from an orthographic projection of at least two adjacent second signal lines on the substrate, and at least part of the filling layer is filled in the groove of the second segment.
3. The display panel according to claim 1 or 2, further comprising a first insulating layer which is an inorganic film layer between the first metal layer and the second metal layer, wherein the filling layer is an organic film layer,
preferably, the thickness of the filling layer is greater than that of the first insulating layer.
4. The display panel according to claim 3, wherein the filling layer is located between the first insulating layer and the second metal layer,
preferably, the display panel further includes an encapsulation layer, the encapsulation layer is located the filling layer deviates from one side of the substrate, the encapsulation layer includes a first layer, a second layer and a third layer which are sequentially stacked, the first layer and the third layer are both inorganic film layers, the second layer is an organic film layer, and the first insulation layer includes the first layer and the third layer which are located in the non-display area.
5. The display panel according to claim 3, wherein the filling layer is located between the first insulating layer and the first metal layer.
6. The display panel according to claim 5, wherein the filling layer has one or more through holes, and at least a part of the first insulating layer fills the through holes;
preferably, an orthographic projection of at least part of the through hole on the substrate is positioned in an orthographic projection of the first segment on the substrate, and the first insulating layer is in contact with the first segment;
preferably, the substrate includes a second insulating layer, the first signal line is located between the second insulating layer and the first insulating layer, the first insulating layer is in contact with the second insulating layer through the via hole,
preferably, the second insulating layer is a planarization layer or a passivation layer.
7. The display panel according to claim 5, wherein the display panel further comprises an encapsulation layer on a side of the second signal line facing the substrate, wherein the encapsulation layer comprises a first layer, a second layer, and a third layer stacked in this order, the first layer and the third layer are both inorganic film layers, the second layer is an organic film layer, and the first insulating layer comprises a portion of the first layer and the third layer in the non-display region.
8. The display panel according to claim 7, further comprising a buffer layer and a touch layer stacked in this order on a side of the encapsulation layer facing away from the substrate, wherein the first insulating layer further comprises a portion of the buffer layer located in the non-display region.
9. The display panel according to claim 1, further comprising a display functional layer and a touch layer in the display region, wherein the substrate includes a driving circuit layer in the display region for driving the display functional layer, the first signal line is electrically connected to the driving circuit layer, and the second signal line is electrically connected to the touch layer.
10. The display panel according to claim 1, wherein a partial region of the non-display region away from the display region is divided into a bending region, the display panel further comprising:
the blocking dam is located between the bending area and the display area, and the filling layer is located between the blocking dam and the bending area.
CN202210753444.7A 2022-06-29 2022-06-29 Display panel Pending CN115132752A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210753444.7A CN115132752A (en) 2022-06-29 2022-06-29 Display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210753444.7A CN115132752A (en) 2022-06-29 2022-06-29 Display panel

Publications (1)

Publication Number Publication Date
CN115132752A true CN115132752A (en) 2022-09-30

Family

ID=83379601

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210753444.7A Pending CN115132752A (en) 2022-06-29 2022-06-29 Display panel

Country Status (1)

Country Link
CN (1) CN115132752A (en)

Similar Documents

Publication Publication Date Title
US11832501B2 (en) Display panel
CN109410758B (en) Transparent display device
CN108123062B (en) Organic light emitting display device
CN108074959B (en) Organic light emitting display device
EP3644372B1 (en) Display device
US11127811B2 (en) Display panel with layered transmission pads in non-display area, manufacturing method thereof and display device
EP4141942A1 (en) Display substrate and manufacturing method therefor, and display device
KR102655727B1 (en) Display device and method of manufacturing of the same
CN110797352B (en) Display panel, manufacturing method thereof and display device
US11921963B2 (en) Touch structure, touch display structure, and touch display device
CN113937236A (en) Display substrate, preparation method thereof and display device
CN113711290A (en) Display substrate, preparation method thereof, display mother board and display device
KR20230061554A (en) Touch panel, display panel and display device
CN111223899B (en) Display panel, display device and preparation method of display panel
CN216749900U (en) Display substrate and display device
CN115132752A (en) Display panel
CN113821121B (en) Display panel and display device
CN112289948B (en) Organic light emitting diode display panel and manufacturing method thereof
CN113193012A (en) Array substrate, preparation method thereof and display device
CN114503274A (en) Display substrate and display device
KR20170038598A (en) Organic light emitting display
CN215680696U (en) Display panel and display device
CN111708465B (en) Touch display device and manufacturing method thereof
KR102621127B1 (en) Organic light emitting display device
WO2023142908A1 (en) Display substrate and display apparatus

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination