CN115037307A - Resource-configurable sigma-delta modulator - Google Patents
Resource-configurable sigma-delta modulator Download PDFInfo
- Publication number
- CN115037307A CN115037307A CN202210691290.3A CN202210691290A CN115037307A CN 115037307 A CN115037307 A CN 115037307A CN 202210691290 A CN202210691290 A CN 202210691290A CN 115037307 A CN115037307 A CN 115037307A
- Authority
- CN
- China
- Prior art keywords
- input
- switch
- sigma
- delta modulator
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010354 integration Effects 0.000 claims abstract description 25
- 238000013468 resource allocation Methods 0.000 claims description 7
- 238000013139 quantization Methods 0.000 description 12
- 238000000034 method Methods 0.000 description 10
- 238000010586 diagram Methods 0.000 description 7
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
Abstract
The application discloses a resource-configurable sigma-delta modulator, which comprises at least one path of analog input signals, an integration module, a switch, a quantizer and a feedback loop module, wherein the input end of the integration module is connected with the input end of the at least one path of analog signals, the output end of the integration module is connected with the input end of the quantizer, the output end of the quantizer outputs digital signals, the input end of the integration module is provided with the switch, the output end of the integration module is provided with the switch, the selection direction of the switch is controlled by software, and the parameters of each input signal modulator of the sigma-delta modulator under at least one path of input conditions are reasonably configured by the state of the switch, so that the application scene of the sigma-delta modulator is widened, and the working speed of the sigma-delta modulator is improved.
Description
Technical Field
The application relates to the field of analog-to-digital conversion, in particular to a sigma-delta modulator with configurable resources.
Background
The conversion of analog and digital signals is of great importance in the field of signal processing, and Sigma-delta modulators operate faster than SAR data converters, but have great requirements on the performance and parameter configuration of the modulator when the chip is used in various environments.
In the prior art, the structure of a modulator is fixed, and when the required input signals are excessive or the parameters are more required, the modulator needs to be replaced or modulated for many times.
In patent No. CN108063621A, a configurable method for the order of a sigma-delta modulator is proposed, and when multiple analog signals are input in a sensor system, the method can only perform parameter configuration on the current single input signal, and cannot perform resource allocation modulation of multiple inputs, so a resource-configurable sigma-delta modulator needs to be designed, and the configuration of the modulator on parameters of each input channel can be reasonably designed according to the signal requirements, so as to meet the required requirements.
Disclosure of Invention
Based on the defects of the prior art, aiming at the existing problems, the application provides a sigma-delta modulator with configurable resources, which includes at least one path of analog input signal, an integration module, a switch, a quantizer and a feedback loop module, wherein the at least one path of analog input signal is input to an input end of the integration module, an output end of the integration module is connected with an input end of the quantizer, an output end of the quantizer outputs a digital signal, the input end of the integration module is provided with the switch, the output end of the integration module is provided with the switch, and the state of the switch is controlled by software to configure resource allocation of the sigma-delta modulator under the at least one path of input signal;
optionally, a switch at an input end of the integration module is used for controlling a channel selected by the at least one input signal;
optionally, a switch at the input end of the integration module is a selection switch, and is used for controlling a connection relationship between the output end of the first integration module and the input end of the second integration module;
optionally, a switch at the output end of the integration module is used for controlling a modulator with a required structure to be selected when the current channel signal is input;
optionally, the switch at the output end of the integration module is a selection switch, and is used for controlling the direction of the input end of the quantizer or controlling the direction of the input end of the second integration module;
optionally, the modulator controlled by the switch is a modulator with at least one order of single-ring structure;
optionally, the input signals of the at least one analog signal are input signals of the same or different sensors;
optionally, the output signal of the quantizer is equal to the number of input channels of the analog signal, and the output signal of the quantizer is a signal modulated corresponding to the input of the analog signal;
optionally, the controlling the state of the switch by software is indicating the state of the switch by a shift register;
optionally, the switch is closed upwards when the indication bit of the shift register is 1, and the switch is closed downwards when the indication bit of the shift register is 0.
The beneficial effect of this application is: the selection direction of the switch is adjusted through software, so that the switch can carry out proper resource allocation under the condition of inputting various analog signals, and parameter adjustment is carried out on a modulator under each path of input required, so that the switch can be applied to more scenes.
Drawings
The accompanying drawings, which are included to provide a further understanding of the application and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the application and together with the description serve to explain the application and not to limit the application. In the drawings:
FIG. 1 is a schematic diagram of a resource-configurable sigma-delta modulator;
FIG. 2 is a schematic diagram of the selection by the software control switch;
FIG. 3 is a schematic diagram of a 4-way 1-1-1-1 order single-ring modulator with 4-way input configuration;
FIG. 4 is a schematic diagram of a 3-way 1-2-1 order single-loop modulator with 4-way input configuration;
FIG. 5 is a schematic diagram of a 2-way 1-3 order single-loop modulator with 4-way input configuration;
fig. 6 is a schematic diagram of a 1-way 4-order single-ring modulator with a 4-way input configuration.
Wherein the figures include the following reference numerals:
register-1, integrator-X, switch-S, quantizer Y, input signal-V in Output signal V out Integrators 1, 2, 3, 4-X1, X2, X3, X4, quantizers 1, 2, 3, 4-Y1, Y2, Y3, Y4, switches-S1, S2 … S8, 4-way input-V in1 、V in2 、V in3 、V in4 。
Detailed Description
In order to make the technical solutions better understood by those skilled in the art, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It is to be understood that the described embodiments are merely exemplary of some, and not all, of the present application. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
It should be noted that the terms "first," "second," and the like in the description and claims of this application and in the drawings described above are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used is interchangeable under appropriate circumstances such that the embodiments of the application described herein are capable of operation in sequences other than those illustrated or described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
Example 1
The embodiment of the application provides a resource-configurable sigma-delta modulator, as shown in fig. 1, which comprises a register 1, an integration module X, a quantizer Y and a switch S, and the working principle of the modulator is to simultaneously acquire analog input signals of various sensors, when various input signals are synchronously input to the input end of the integration module, at this time, according to the modulation requirement of a required signal, the selection direction of the switch is set at the input end of the integrator through software control, a selection channel enters a modulation stage, the modulation process mainly comprises integrating the input signal, quantizing the input signal after integrating and finally outputting the quantized signal, and during the process of modulating the current input signal, the modulator with a required structure can be selected through the selection direction of the switch set in the input end direction of the quantizer through software control.
The working principle of controlling the selection direction through software is that the selection direction of a switch is controlled through data of a software control register;
the method comprises the steps of selecting at least two input signals according to requirements to distribute resources, arranging a switch at an input end of an integrator, distributing resources to a certain input signal, modulating the current input signal when the switch selects the current input direction, and modulating the previous input signal by a multi-order modulator when the switch selects the output end direction of the previous integrator.
The present invention relates to a quantizer, and more particularly to a quantizer, wherein a switch is disposed at an output end of an integrator, and a corresponding modulator can be selected through a software-controlled switch according to a demand, and the quantizer includes a first-order or multi-order single-ring modulator and a multi-level MASH modulator.
The at least two inputs of the analog signal include input signals of the same or different sensors, for example, input signals of a plurality of different sensors such as a temperature sensor, a pressure sensor, a humidity sensor, etc., which are not specifically limited in this application.
Example 2
Based on the sigma-delta modulator with distributable resources in embodiment 1 of the present application, resource configurability mainly includes control of a selection direction of a switch, selection of the switch configures a register through software, and a schematic selection diagram of the switch controlled through software is shown in fig. 2, and mainly includes: the working principle of the register 1 and the switch S is that when data of the register is controlled to be 1 through software, the switch selects the upper direction, namely the input end of the integrator and the input end of the quantizer, and when the data of the register is controlled to be 0 through the software, the switch selects the lower direction, namely an input signal is sent to the input end of the integrator or the output end of the last integrator of the multi-order or MASH structure modulator is sent to the input end of the next integrator.
In addition, the multi-bit register may also be controlled to control the selection directions of a plurality of corresponding switches, for example, the selection direction of the first bit data control S1, and the selection direction of the second bit data control S2, specifically configured as a master, which is not limited in this application.
Example 3
Based on a resource-configurable sigma-delta modulator provided in embodiment 1 of the present application, as shown in fig. 3, the sigma-delta modulator is in a configuration state under 4-way input, where the integration module is an integrator, and as shown in the figure, the sigma-delta modulator mainly includes an integrator X1, an integrator X2, an integrator X3, an integrator X4, switches S1, S2 … S8, a quantizer Y1, a quantizer Y2, a quantizer Y3, and a quantizer Y4.
The input signal is at least two input signals, and this embodiment provides only a 4-input sigma-delta modulator, which is not limited in this application.
The specific working principle of the sigma-delta modulator based on the 4-path input comprises the following steps: the analog input signals of various sensors are collected simultaneously, when various inputs are synchronously input to the input end of the data converter, a proper channel is selected to enter a modulation stage through the disconnection and the closing of a switch, at the moment, the input signals are subtracted from the 1-bitDAC, errors are obtained, the errors are integrated by an integrator, the result of the integrator is compared with 0, the modulated signals are output through the output end of the quantizer, and meanwhile, the modulated signals are fed back to the input side through the 1-bitDAC and subtracted from the input signals.
When the modulator receives 4 paths of input signals, the configuration of the parameters of the modulator can be selected according to the requirements of the input signals, and the SNR (dB) of the calculation formula of the signal-to-noise ratio of the sigma-delta modulator is 6.02(N + NINC)+1.76, where N is the number of modulator bits, NINC is the increased resolution,
where M is the modulator order and K is the oversampling rate in the conversion process. When the quantization bit number of the current input signal needs to be changed, modulation needs to be carried out by changing the oversampling rate and the order. Increasing the order of the modulator is an effective way to increase the quantization snr, but simply increasing the order makes the system stability very difficult when the order is higher, and using a multi-bit quantizer can reduce the frequency of use under the same precision condition, so that it is necessary to allocate resources reasonably for the input signal according to the requirement.
When the 4 channels of signals are signals with 8-bit quantization bits, the resolution NINC is about 7 when M is 1 order and the oversampling rate is 40, and at this time N is 1bit quantization bit, the modulation requirement of 8-bit quantization bits can be obtained, therefore, when the 4 channels of inputs are all 1 order, the requirement can be satisfied, at this time, the resource allocation of each channel of inputs can be performed through the switches, the specific working principle is as shown in fig. 3, when the switches S1, S3, S5, S7 select the input ends of the X1, X2, X3, X4 integrators, the switches S2, S4, S6, S8 select the input end directions of the Y1, Y2, Y3, Y4 quantizers, and the data control switch of the software allocation register is as shown in the figure, at this time, the allocation situation is that the four channels of inputs all select the first order modulator.
When the 3-channel signal is 8-bit quantization bit number, the requirement can be satisfied when the 3-channel input is 1-order according to the above, and when M is 2-order and the oversampling rate is 10, the resolution NINC is about 7, and the modulation requirement can also be satisfied at this time, so the resource allocation mode can be 1-2-1-order modulator, and the appropriate resource allocation can be performed as shown in fig. 4 according to the selection direction of the software control switch, i.e. when S1 selects the input end of the X1 integrator, S2 selects the input end direction of the Y1 quantizer, S3 selects the input end of the X2 integrator, S4 selects the input end direction of the X3 integrator, S5 selects the input end direction of the X3 integrator, S6 selects the input end direction of the Y3 quantizer, S7 selects the input end direction of the X4 integrator, S8 selects the input end direction of the Y4 quantizer, and the data control switch of the software distribution register is shown in the figure, and the distribution condition is a 3-way 1-2-1 order modulator.
When 2 channels of signals are provided, 1 channel is provided with 8-BIT quantization digit number, 1 channel is provided with 16-BIT quantization digit number, according to the above, the 8-BIT quantization digit number can meet the modulation requirement through a first-order modulator, when M is 3-order, the oversampling rate is 30, the resolution NINC is about 15, N is 1BIT quantization digit number, at this time, the requirement can be met when 2 channels are input into 1-3-order modulators, the resource configuration is carried out through software control switches as shown in FIG. 5, namely when S1 selects the input end of the X1 integrator, S2 selects the input end direction of the Y1 quantizer, S3 selects the input end of the X2 integrator, S4 selects the input end of the X3 integrator, S5 selects the input end direction of the X3 integrator, S6 selects the input end direction of the X4 integrator, S7 selects the input end direction of the X4 integrator, S8 selects the input end direction of the Y4, and the data control switch of the software distribution register is shown in the figure, and the distribution condition is 2-way 1-3 order modulator.
When the demand signal is a modulator with 1 path of 24-BIT quantization BITs, when M is 4 orders and the oversampling rate is 80, the resolution NINC is about 23, N is 1BIT quantization BIT, can meet the modulation requirement, therefore, the resource needs to be allocated to the 1-path and 4-order modulator through the software control switch, the working principle is as shown in figure 6, that is, when S1 selects the input terminal of the X1 integrator, S2 selects the input terminal direction of the X2 integrator, S3 selects the input terminal of the X2 integrator, S4 selects the input terminal of the X3 integrator, S5 selects the input terminal direction of the X3 integrator, S6 selects the input terminal direction of the X4 integrator, S7 selects the input terminal direction of the X4 integrator, S8 selects the input terminal direction of the Y4 quantizer, and the data control switch of the software distribution register is shown in the figure, and the distribution condition is 2-way 1-3 order modulator.
The embodiment of this application is only to allocate single-loop feedback structure modulation under the condition of first order or multiple orders according to the modulation requirement of the input signal, and in addition, the modulation of MASH modulator can be performed on the input signal according to the configuration requirement, which is not limited in this application.
The above-mentioned serial numbers of the embodiments of the present application are merely for description and do not represent the merits of the embodiments.
In the above embodiments of the present application, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
In the embodiments provided in the present application, it should be understood that the disclosed technology can be implemented in other ways. The above-described embodiments of the apparatus are merely illustrative, and for example, the division of the units may be a logical division, and in actual implementation, there may be another division, for example, multiple units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, units or modules, and may be in an electrical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
The foregoing is only a preferred embodiment of the present application and it should be noted that those skilled in the art can make several improvements and modifications without departing from the principle of the present application, and these improvements and modifications should also be considered as the protection scope of the present application.
Claims (10)
1. A sigma-delta modulator with configurable resources is characterized by comprising at least one path of analog input signal, an integration module, a switch, a quantizer and a feedback loop module, wherein the at least one path of analog input signal is input to the input end of the integration module, the output end of the integration module is connected with the input end of the quantizer, the output end of the quantizer outputs a digital signal, the input end of the integration module is provided with the switch, the output end of the integration module is provided with the switch, and the state of the switch is controlled through software to configure resource allocation of the sigma-delta modulator under the at least one path of input signal.
2. The sigma-delta modulator of claim 1, wherein a switch at an input of said integrating module is configured to control a channel selected by said at least one input signal.
3. The sigma-delta modulator of claim 2, wherein the switch at the input of the integrating module is a selection switch for controlling the connection of the output of the first integrating module to the input of the second integrating module.
4. The sigma-delta modulator of claim 1, wherein said switch at the output of said integrating module is configured to control the modulator to select a desired configuration when a current channel signal is input.
5. A sigma-delta modulator according to claim 4, characterized in that the switch at the output of the integrating module is a selector switch for controlling the direction of the quantizer input or for controlling the direction of the second integrating module input.
6. Sigma-delta modulator according to claim 4, characterized in that the modulator controlled by switching is a modulator of at least a first order single loop structure.
7. Sigma-delta modulator according to claim 1, characterized in that said at least one analog input signal is an input signal of the same or a different sensor.
8. The sigma-delta modulator of claim 1, wherein the output signal of the quantizer is equal in number to the input channels of the analog signal, and the output signal of the quantizer is a signal modulated in response to the input of the analog signal.
9. The sigma-delta modulator of claim 1, wherein said controlling the state of said switch by software is indicating the state of said switch by a shift register.
10. The sigma-delta modulator of claim 9, wherein said switch is closed upward when said shift register has an indicator bit of 1, and wherein said switch is closed downward when said shift register has an indicator bit of 0.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210691290.3A CN115037307A (en) | 2022-06-17 | 2022-06-17 | Resource-configurable sigma-delta modulator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210691290.3A CN115037307A (en) | 2022-06-17 | 2022-06-17 | Resource-configurable sigma-delta modulator |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115037307A true CN115037307A (en) | 2022-09-09 |
Family
ID=83124847
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210691290.3A Pending CN115037307A (en) | 2022-06-17 | 2022-06-17 | Resource-configurable sigma-delta modulator |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115037307A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115361023A (en) * | 2022-10-24 | 2022-11-18 | 广东省新一代通信与网络创新研究院 | Oversampling method and system for terahertz system |
-
2022
- 2022-06-17 CN CN202210691290.3A patent/CN115037307A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115361023A (en) * | 2022-10-24 | 2022-11-18 | 广东省新一代通信与网络创新研究院 | Oversampling method and system for terahertz system |
| WO2024087594A1 (en) * | 2022-10-24 | 2024-05-02 | 广东省新一代通信与网络创新研究院 | Oversampling method and system for terahertz system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6346898B1 (en) | Multilevel analog to digital data converter having dynamic element matching in a reference data path | |
| US5627536A (en) | Multiplexed delta-sigma modulator | |
| CN101427471B (en) | Delta sigma modulator analog-to-digital converters with quantizer output prediction and comparator reduction | |
| US7375666B2 (en) | Feedback topology delta-sigma modulator having an AC-coupled feedback path | |
| US9035813B2 (en) | Technique for excess loop delay compensation in delta-sigma modulators | |
| WO1996016482A9 (en) | Variable sample rate adc | |
| EP0793876A1 (en) | Variable sample rate adc | |
| CN101427469A (en) | Delta sigma modulators with comparator offset noise conversion | |
| CN115037307A (en) | Resource-configurable sigma-delta modulator | |
| CN101601185A (en) | The apparatus and method that comprise frequency selective network | |
| TW201503605A (en) | 4N+1 level capacitive DAC using n capacitors | |
| CN103944575A (en) | Oversampling 64-time sigma-delta modulation circuit with effective bit being 18 | |
| CN108696281A (en) | Power scaling continuous time delta-sigma modulator | |
| JP2000183749A (en) | D/a conversion electronic circuit for base band signal transmission system | |
| Schreier et al. | Decimation for bandpass sigma-delta analog-to-digital conversion | |
| US7119725B1 (en) | Sigma-delta modulator, D/A conversion system and dynamic element matching method | |
| JPH07249989A (en) | Analog/digital converter | |
| US9641190B1 (en) | Continuous-time cascaded sigma-delta analog-to-digital converter | |
| US20090096648A1 (en) | Apparatus and method for improving performance of sigma-delta modulators having non-ideal components | |
| CN202856717U (en) | Variable type Sigma-Delta modulator | |
| CN1943117B (en) | Power-saving multibit delta-sigma converter | |
| CN101729074A (en) | Sigma-Delta analog-to-digital converter | |
| CN103368572A (en) | Configurable hardware-sharing multi-channel adc | |
| JP5538381B2 (en) | ΔΣ ADC | |
| US5986595A (en) | Reduction of mismatch errors for multibit oversampled data converters |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |