CN114978816A - Channel estimation method - Google Patents
Channel estimation method Download PDFInfo
- Publication number
- CN114978816A CN114978816A CN202110218516.3A CN202110218516A CN114978816A CN 114978816 A CN114978816 A CN 114978816A CN 202110218516 A CN202110218516 A CN 202110218516A CN 114978816 A CN114978816 A CN 114978816A
- Authority
- CN
- China
- Prior art keywords
- signal
- digital
- analog
- channel
- sampling phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 19
- 238000006243 chemical reaction Methods 0.000 claims abstract description 18
- 230000005540 biological transmission Effects 0.000 claims description 51
- 238000005070 sampling Methods 0.000 claims description 45
- 238000001914 filtration Methods 0.000 claims 1
- 238000004088 simulation Methods 0.000 abstract description 2
- 101000869523 Homo sapiens Phosphatidylinositide phosphatase SAC2 Proteins 0.000 description 6
- 101000869517 Homo sapiens Phosphatidylinositol-3-phosphatase SAC1 Proteins 0.000 description 6
- 101000874179 Homo sapiens Syndecan-1 Proteins 0.000 description 6
- 102100032287 Phosphatidylinositide phosphatase SAC2 Human genes 0.000 description 6
- 102100032286 Phosphatidylinositol-3-phosphatase SAC1 Human genes 0.000 description 6
- 102100035721 Syndecan-1 Human genes 0.000 description 6
- 101000692109 Homo sapiens Syndecan-2 Proteins 0.000 description 5
- 102100026087 Syndecan-2 Human genes 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 101100256304 Caenorhabditis elegans sdc-2 gene Proteins 0.000 description 2
- 238000005457 optimization Methods 0.000 description 2
- 101100476924 Caenorhabditis elegans sdc-1 gene Proteins 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0202—Channel estimation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
A channel estimation method for estimating the length of a channel includes the following steps: receiving an input signal from a channel; adding the input signal and the analog echo cancellation signal to reduce echo in the input signal, and generating a first signal according to the addition result; providing an analog gain value to the first signal to generate a second signal; performing analog-to-digital conversion on the second signal to generate a third signal; obtaining a ratio of the energy of the third signal at the first frequency to the energy of the second frequency; and pre-estimating the channel length according to the proportion, and setting a simulation gain value according to the pre-estimated channel length.
Description
Technical Field
The present application relates to an estimation method, and more particularly, to a channel estimation method considering echo and crosstalk.
Background
In an Ethernet (Ethernet) system, channel estimation is usually performed at the early stage of data transmission, and initial settings, such as determining preset parameters of a gain controller or an equalizer, are correspondingly performed on the Ethernet system according to the result of the channel estimation to improve performance.
Disclosure of Invention
The application discloses a channel estimation method for estimating the length of a channel, which comprises the following steps: receiving an input signal from a channel; adding the input signal and the analog echo cancellation signal to reduce echo in the input signal, and generating a first signal according to the addition result; providing an analog gain value to the first signal to generate a second signal; performing analog-to-digital conversion on the second signal to generate a third signal; obtaining a ratio of the energy of the third signal at the first frequency to the energy of the second frequency; and pre-estimating the channel length according to the proportion, and setting a simulation gain value according to the pre-estimated channel length.
The application discloses a channel estimation method for estimating the length of a channel, which comprises the following steps: receiving an input signal from a channel; performing analog-to-digital conversion according to an input signal to generate a first digital signal; adding the first digital signal and the digital echo cancellation signal, and generating a second digital signal according to the result of the addition; obtaining a ratio according to the energy of the first frequency and the energy of the second frequency in the second digital signal; and estimating the channel length according to the ratio.
Compared with the prior art, the channel estimation method simultaneously considers the influence of echo and crosstalk, and improves the estimation accuracy so as to facilitate the operation optimization of the equalizer.
Drawings
Various aspects of the present application can be best understood when read in conjunction with the following description and the accompanying drawings. It should be noted that, in accordance with standard practice in the art, the various features of the drawings are not drawn to scale. In fact, the dimensions of some of the features may be exaggerated or minimized intentionally for clarity of illustration.
Fig. 1 is a schematic diagram of a transmission system according to some embodiments of the present application.
Fig. 2 is a schematic diagram of a portion of a transmission system in some embodiments of the present application.
Detailed Description
Fig. 1 is a schematic diagram of a transmission system 10 according to some embodiments of the present application. The transmission system 10 includes a transmitting circuit 100, a receiving circuit 200, an analog cancellation circuit 300, and a digital cancellation circuit 400. The transmission system 10 employs full-duplex (full-duplex) technology, and the transmission circuit 100 is configured to output a transmission signal STX received from a baseband circuit (not shown) as an analog output signal STXA to be transmitted to another transmission system (not shown) through a channel. The receiving circuit 200 is used for receiving an input signal Sin from the other transmission system through a channel and generating an output signal Sout to the baseband circuit. For example, the transmission system 10 transmits and receives signals through a channel including two transmission lines (not shown), wherein a first transmission line is coupled to the transmission circuit 100 for transmitting the analog output signal STXA, and a second transmission line is coupled to the reception circuit 200 for transmitting the analog input signal SRXA. In some embodiments, the transmission system 10 is applied to an ethernet network system.
When the impedance of the transmission line is mismatched or there is a mismatch condition in the Hybrid (Hybrid) architecture of the transmission system 10, the analog output signal STXA leaks back to the receiving circuit 200 as an echo SE. In other words, the echo SE is related to the analog output signal STXA, i.e. to the transmission signal STX. In some embodiments, the transmission system 10 may have a plurality of transmit circuits 100 and a plurality of receive circuits 200, each transmit circuit 100 and receive circuit 200 having a respective channel. When adjacent channels (e.g., channels adjacent to another set of transmit/receive circuits of transmit circuit 100 and receive circuit 200 shown in fig. 1) each have a signal transmitted thereon, the signals on the adjacent channels are coupled to the analog input signal SRXA in the form of crosstalk SCT. If the signal coupling condition in the channel is equivalent to a virtual circuit as shown in fig. 1, it can be understood that the echo SE and the crosstalk SCT are added to the analog input signal SRXA by the virtual adder AD to generate the input signal Sin. In other words, the input signal Sin received by the receiving circuit 200 includes the analog input signal SRXA, the echo SE, and the crosstalk SCT.
In the receiving circuit 200, the input signal Sin undergoes gain adjustment, analog-to-digital conversion and equalization to generate the output signal Sout. The receiving circuit 200 is configured to calculate a loss caused by a channel to a signal according to the input signal Sin to estimate a length of the channel, and adjust a predetermined parameter for gain adjustment and equalization in the receiving circuit 200 according to the estimated length of the channel. The obtained predetermined parameters may enable the receiving circuit 200 to have a preferred receiving capability when the channel length is accurately estimated. However, when the echo SE and the crosstalk SCT increase, it is equivalent to an increase in noise in the input signal Sin. In other words, when the echo SE and the crosstalk SCT increase, a signal to noise ratio (SNR) of the input signal Sin decreases, which results in a decrease in accuracy of estimating the channel length by the receiving circuit 200, which makes operations of gain adjustment and equalization deviate from optimization, and also makes the receiving capability of the receiving circuit 200 decrease.
Therefore, the transmission system 10 utilizes the analog cancellation circuit 300 and the digital cancellation circuit 400 to reduce the echo SE and crosstalk SCT components in the input signal Sin during the channel estimation operation of the receiving circuit 200, so as to increase the accuracy of the estimated channel length and improve the performance of the receiving circuit 200.
In some embodiments, the transmission system 10 includes only the analog cancellation circuit 300. In other embodiments, the transmission system 10 includes only the digital cancellation circuit 400.
Refer to fig. 2. Fig. 2 is a detailed schematic diagram of the receiving circuit 200, the analog cancellation circuit 300 and the digital cancellation circuit 400. The analog cancellation circuit 300 is used to generate an analog echo cancellation signal SAC1 and an analog crosstalk cancellation signal SAC2, and the digital cancellation circuit 400 is used to generate a digital echo cancellation signal SDC1 and a digital crosstalk cancellation signal SDC 2. The receiving circuit 200 is used to receive the analog echo cancellation signal SAC1, the analog crosstalk cancellation signal SAC2, the digital echo cancellation signal SDC1, and the digital crosstalk cancellation signal SDC2, and thereby reduce the echo SE and crosstalk SCT components in the receiving circuit 200.
The receiving circuit 200 includes an adder AD1, an analog gain controller 210, an analog-to-digital converter (ADC) 220, an adder AD2, an equalizer 230, a digital gain controller 240, an adder AD3, an equalizer 250, a decision unit 260, and a channel estimation circuit 270. In the present embodiment, equalizer 230 is a feedforward equalizer, equalizer 250 is a decision feedback equalizer, and decision unit 260 is a slicer (slicer).
In the channel estimation operation before the normal operation, the channel estimation circuit 270 is used to calculate the loss of the signal in the channel according to the signal S4, and accordingly estimate the length of the channel. The channel estimation circuit 270 controls preset parameters of the equalizer 230 and the equalizer 250 during normal operation according to the length of the channel (for example, a table lookup operation may be performed according to a pre-established lookup table to set a plurality of equalizer coefficients of the equalizer 230 and the equalizer 250), and adjusts the analog gain value AG of the analog gain controller 210 during normal operation and the digital gain value DG of the digital gain controller 240 during normal operation (for example, the table lookup operation may be performed according to a pre-established lookup table to set the gain values).
In a normal operation after the channel estimation operation is finished, after the receiving circuit 200 receives the input signal Sin, the analog echo cancellation signal SAC1 and the analog crosstalk cancellation signal SAC2 are added by the adder AD1 to generate a signal S1. The signal S1 contains a lower echo SE and crosstalk SCT than the input signal Sin. The analog gain controller 210 provides the analog gain value AG to the signal S1 to generate the signal S2. The ADC220 converts the signal S2 into a signal S3, and adds the signal S3, the digital echo cancellation signal SDC1 and the digital crosstalk cancellation signal SDC2 by the adder AD2 to generate a signal S4. The signal S4 contains lower echo SE and crosstalk SCT components than the signal S3. Equalizer 230 equalizes signal S4 to signal S5 with its own plurality of equalizer coefficients. Digital gain controller 240 provides a digital gain value DG to signal S5 to generate signal S6. The signal S6 and the feedback signal Sfb are added by an adder AD3 to obtain a signal S7, the decision unit 260 generates an output signal Sout according to the signal S7, and the equalizer 250 equalizes the output signal Sout by using its own equalizer coefficients to generate the feedback signal Sfb and returns the feedback signal Sfb to the adder AD 3.
The analog cancellation circuit 300 includes an analog echo cancellation circuit AEC and an analog crosstalk cancellation circuit ANC. The analog echo cancellation circuit AEC is configured to generate an analog echo cancellation signal SAC1 according to the transmission signal STX and the signal S3, and the analog crosstalk cancellation circuit ANC is configured to generate an analog crosstalk cancellation signal SAC2 according to the transmission signal STX' and the signal S3 of other transmission circuits (the aforementioned transmission circuits belonging to other adjacent channels of the transmission system 10). The digital cancellation circuit 400 includes a digital echo cancellation circuit DEC and a digital crosstalk cancellation circuit DNC. The digital echo cancellation circuit DEC is configured to generate a digital echo cancellation signal SDC1 according to the transmission signal STX and the signal S4, and the digital crosstalk cancellation circuit DNC is configured to generate a digital crosstalk cancellation signal SDC2 according to the transmission signal STX' and the signal S4 of the other transmission circuits. In some embodiments, analog echo cancellation circuit AEC, analog crosstalk cancellation circuit ANC, digital echo cancellation circuit DEC and digital crosstalk cancellation circuit DNC are implemented with finite impulse response filters. The digital cancellation circuit 400 further comprises a coefficient controller 410 for controlling the filter coefficients of the digital echo cancellation circuit DEC and the filter coefficients of the digital crosstalk cancellation circuit DNC. It should be understood that, for example only, and not intended to limit the present application, in some embodiments, analog echo cancellation circuit AEC may generate analog echo cancellation signal SAC1 based on transmission signal STX and signal S6, and analog crosstalk cancellation circuit ANC may generate analog crosstalk cancellation signal SAC2 based on transmission signal STX' and signal S6 of other transmission circuits. Correspondingly, the digital echo cancellation circuit DEC may generate the digital echo cancellation signal SDC1 according to the transmission signal STX and the signal S7, and the digital crosstalk cancellation circuit DNC may generate the digital crosstalk cancellation signal SDC2 according to the transmission signal STX' and the signal S7 of the other transmission circuits.
During the channel estimation operation, since the equalizer 230, the equalizer 250 and the clock and data recovery (CDR, not shown) are not activated, the ADC220, the analog cancellation circuit 300 and the digital cancellation circuit 400 operate with a fixed phase. The signal S3 sampled by the ADC220 at each phase is different, and the cancellation signals obtained by the analog cancellation circuit 300 and the digital cancellation circuit 400 at each phase are also different, so that the signals S4 obtained at each phase are different from each other. To improve the accuracy, the channel estimation circuit 270 of the present application performs channel estimation on all phases that can be provided by the receiving circuit 200, averages the estimated channel lengths, and controls the analog gain controller 210, the equalizer 230, the digital gain controller 240, and the equalizer 250 according to the average channel length.
Specifically, the ADC220 performs analog-to-digital conversion through a plurality of sampling phases, so that the analog cancellation circuit 300 performs convergence according to the signal S3 generated at different sampling phases, and the digital cancellation circuit 400 performs convergence according to the signal S4 generated at different sampling phases. More specifically, the ADC220 performs an analog-to-digital conversion on the signal S2 in the first sampling phase, the analog cancellation circuit 300 generates the analog echo cancellation signal SAC1 and the analog crosstalk cancellation signal SAC2 according to the signal S3 generated in the first sampling phase, and the digital cancellation circuit 400 generates the digital echo cancellation signal SDC1 and the digital crosstalk cancellation signal SDC2 according to the signal S4 generated in the first sampling phase. Meanwhile, the channel estimation circuit 270 estimates the length of the channel according to the signal S4 generated at the first sampling phase. Then, the ADC220 switches to a second sampling phase different from the first sampling phase to perform analog-to-digital conversion on the signal S2, and the analog cancellation circuit 300 and the digital cancellation circuit 400 operate according to the signal S3 and the signal S4 generated in the second sampling phase, respectively. Meanwhile, the channel estimation circuit 270 estimates the length of the channel according to the signal S4 generated at the second sampling phase. After estimating the channel lengths corresponding to all phases, the channel estimation circuit 270 may sum and average all the channel lengths to obtain an average value of the channel lengths at each sampling phase, and control the preset parameters of the analog gain controller 210, the digital gain controller 240, the equalizer 230, and the equalizer 250 during normal operation according to the average value of the channel lengths.
Compared with the prior art, the transmission system 10 of the present application turns on the analog cancellation circuit 300 and a part of the digital cancellation circuit 400 to substantially reduce the effects of echo and crosstalk when performing channel estimation operation, so as to obtain a signal with less noise, so that the analog-to-digital conversion operation can use a larger dynamic range, and the receiving circuit 200 can estimate the loss of the channel according to the signal with less noise to obtain a more accurate channel length. Specifically, in the channel estimation operation, since the equalizer 230 and the equalizer 250 are not turned on, the digital echo cancellation circuit DEC and the digital crosstalk cancellation circuit DNC could not operate normally in theory, but in the present application, only a part of the filter coefficients of the digital echo cancellation circuit DEC is used by the coefficient controller 410, that is, another part of the filter coefficients is set to 0, so as to achieve the effect of roughly canceling the echo and the crosstalk. In this embodiment, the coefficient controller 410 turns on only the main filter coefficient of the digital echo cancellation circuit DEC, which corresponds to a place where the echo energy is strong, specifically, if the echo energy is concentrated at the near end, the filter coefficient corresponding to the front end portion is turned on correspondingly, and the remaining filter coefficients are forcibly disabled, for example, set to 0. The coefficient controller 410 controls the digital crosstalk cancellation circuit DNC in a similar manner.
In some embodiments, the channel estimation circuit 270 receives the signal S4 (including the signal S4 generated in the first sampling phase and the signal S4 generated in the second sampling phase, as mentioned earlier) and obtains the energy E1 at the first frequency and the energy E2 at the second frequency of the signal S4 when estimating the channel length. Then, the channel estimation circuit 270 takes the energy E1 and the energy E2 as the square value E1 respectively 2 And E2 2 Then E1 2 And E2 2 Normalized and divided to give a ratio R. The channel estimation circuit 270 adjusts the analog gain value AG, the digital gain value DG, and/or the operation parameters of the equalizers 230, 250 according to the ratio R (e.g., the gain values and the operation parameters may be set by performing a table lookup operation according to a pre-established lookup table).
When the input signal Sin continues to transmit, the energy E1 and the energy E2 in the signal S4 are continuously updated over time. The channel estimation circuit 270 is further configured to update the updated energy square value E1 2 And energy squared value E2 2 And the ratio R. Squared energy value E2 when updated 2 Energy square value E1 updated by multiplying ratio R 2 Yet further, the channel estimation circuit 270 uses the updated energy square value E1 2 And energy squared value E2 2 The ratio R is updated. In some embodiments, the energy squared value E2 when updated 2 Multiplied by the ratio R less than the updated energy square E1 2 The channel estimation circuit 270 utilizes the updated energy square value E1 only when a predetermined number of times is exceeded 2 And energy squared value E2 2 The ratio R is updated.
Therefore, according to the above embodiment, the channel estimation circuit 270 may calculate the ratio R according to the energy E1 of the signal S4 at the first frequency and the energy E2 at the second frequency in the first sampling phase, or calculate the ratio R according to the energy E1 of the signal S4 at the first frequency and the energy E2 at the second frequency in the second sampling phase, and then generate the corresponding channel lengths at the first sampling phase and the second sampling phase respectively, and finally add the two channel lengths and average the sum to generate the estimated channel length. This embodiment is exemplified by two sampling phases and two frequencies, and is not intended to limit the present application.
In some embodiments, the Baud rate of the communication system 10 is 125MHz, the first frequency of the signal S4 is 1/X times the Baud rate of the communication system 10, and the second frequency of the signal S4 is 1/Y times the Baud rate of the communication system 10. In some embodiments, X and Y are both powers of 2, and X and Y are different. For example, the first frequency is 15.625MHz and the second frequency is 31.25 MHz.
The foregoing description has set forth briefly the features of certain embodiments of the present application so that those skilled in the art may more fully appreciate the various aspects of the present application. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should understand that they can still make various changes, substitutions and alterations herein without departing from the spirit and scope of the present disclosure.
[ description of symbols ]
10: transmission system
100: transmission circuit
200: receiving circuit
300: analog cancellation circuit
400: digital cancellation circuit
210: analog gain controller
220: analog-to-digital converter
230: equalizer
240: digital gain controller
250: equalizer
260: decision unit
270: channel estimation circuit
AD: virtual adder
AD 1: adder
AD 2: adder
AD 3: adder
AEC: analog echo cancellation circuit
ANC: analog crosstalk cancellation circuit
And (4) DEC: digital echo cancellation circuit
DNC: digital crosstalk cancellation circuit
410: coefficient controller
STXA: analog output signal
SRXA: analog input signal
And SE: echo
SCT: crosstalk
Sin: input signal
Sout: output signal
STX: transmitting signals
STX': transmitting signals
S1: signal
S2: signal
S3: signal
S4: signal
S5: signal
S6: signal
S7: signal
SAC 1: analog echo cancellation signal
SAC 2: analog crosstalk cancellation signal
SDC 1: digital echo cancellation signal
SDC 2: digital crosstalk cancellation signal
Sfb: a feedback signal.
Claims (10)
1. A channel estimation method for estimating a channel length of a channel, comprising:
receiving an input signal from the channel;
adding the input signal and an analog echo cancellation signal to reduce an echo in the input signal, and generating a first signal according to the addition result;
providing an analog gain value to the first signal to generate a second signal;
performing analog-to-digital conversion on the second signal to generate a third signal;
obtaining a ratio of energy at a first frequency to energy at a second frequency according to the third signal; and
the channel length is estimated according to the ratio, and the analog gain value is set according to the estimated channel length.
2. The channel estimation method of claim 1, further comprising:
generating the analog echo cancellation signal according to the third signal and a transmission signal, wherein the transmission signal is from a transmission circuit connected with the channel; and
generating an analog crosstalk cancellation signal according to the third signal and an additional transmission signal from an additional transmission circuit of an additional channel adjacent to the channel,
wherein the step of adding the input signal and the analog echo cancellation signal to reduce the echo in the input signal comprises adding the input signal, the analog echo cancellation signal, and the analog crosstalk cancellation signal to generate the first signal.
3. The channel estimation method of claim 1, further comprising:
generating a digital echo cancellation signal according to a transmission signal from a transmission circuit connected to the channel;
generating a digital crosstalk cancellation signal according to at least one other transmission signal from an other transmission circuit of an other channel adjacent to the channel; and
adding the third signal, the digital echo cancellation signal and the digital crosstalk cancellation signal to reduce an echo in the third signal and a crosstalk in the third signal, and generating a fourth signal as a result of the addition,
wherein the transmission signal is related to the echo in the input signal and the echo in the third signal.
4. The method of channel estimation according to claim 3, wherein generating the digital echo cancellation signal according to the transmitted signal comprises:
adjusting a plurality of filter coefficients; and
filtering the transmission signal according to the plurality of filter coefficients to generate the digital echo cancellation signal.
5. The channel estimation method according to claim 1, wherein,
the step of performing analog-to-digital conversion on the second signal to generate the third signal comprises:
performing analog-to-digital conversion on the second signal at a first sampling phase to generate the third signal at the first sampling phase; and
performing analog-to-digital conversion on the second signal at a second sampling phase different from the first sampling phase to generate the third signal at the second sampling phase;
the step of obtaining the ratio between the energy of the third signal at the first frequency and the energy of the second frequency comprises:
obtaining the ratio at the first sampling phase according to the energy of the third signal at the first frequency and the energy of the second signal at the first sampling phase; and
obtaining the ratio at the second sampling phase according to the energy of the third signal at the first frequency and the energy of the second signal at the second sampling phase; and
the step of estimating the channel length according to the ratio comprises:
estimating a first channel length according to the ratio at the first sampling phase;
estimating a second channel length according to the ratio at the second sampling phase; and
the first channel length and the second channel length are summed and averaged to generate the estimated channel length.
6. A channel estimation method for estimating a channel length of a channel, comprising:
receiving an input signal from the channel;
performing analog-to-digital conversion according to the input signal to generate a first digital signal;
adding the first digital signal and a digital echo cancellation signal, and generating a second digital signal according to the addition result;
obtaining a ratio of energy at a first frequency to energy at a second frequency according to the second digital signal; and
estimating the channel length according to the ratio.
7. The channel estimation method of claim 6, further comprising:
generating a digital crosstalk cancellation signal according to the second digital signal, wherein the step of adding the first digital signal and the digital echo cancellation signal comprises adding the first digital signal, the digital echo cancellation signal and the digital crosstalk cancellation signal to generate the second digital signal.
8. The channel estimation method of claim 6, further comprising:
generating an analog echo cancellation signal and an analog crosstalk cancellation signal;
adding the input signal, the analog echo cancellation signal and the analog crosstalk cancellation signal to generate a first analog signal; and
providing an analog gain value to the first analog signal to generate a second analog signal,
in the step of performing analog-to-digital conversion according to the input signal to generate the first digital signal, analog-to-digital conversion is performed on the second analog signal to generate the first digital signal.
9. The channel estimation method according to claim 6, wherein
The step of performing an analog-to-digital conversion according to the input signal to generate the first digital signal comprises:
performing analog-to-digital conversion according to the input signal at a first sampling phase to generate the first digital signal at the first sampling phase; and
performing analog-to-digital conversion on the input signal at a second sampling phase different from the first sampling phase to generate the first digital signal at the second sampling phase;
the step of adding the first digital signal to the digital echo cancellation signal and generating the second digital signal according to the result of the addition comprises:
adding the first digital signal at the first sampling phase to the digital echo cancellation signal and generating the second digital signal at the first sampling phase according to the addition result; and
adding the first digital signal at the second sampling phase to the digital echo cancellation signal and generating the second digital signal at the second sampling phase according to the result of the addition;
the step of obtaining the ratio according to the energy of the second digital signal at the first frequency and the energy of the second frequency comprises:
obtaining the ratio at the first sampling phase according to the energy of the second digital signal at the first frequency and the energy of the second frequency at the first sampling phase; and
obtaining the ratio at the second sampling phase according to the energy of the second digital signal at the first frequency and the energy of the second frequency at the second sampling phase; and
the step of estimating the channel length according to the ratio comprises:
estimating a first channel length according to the ratio at the first sampling phase;
estimating a second channel length according to the ratio at the second sampling phase; and
the first channel length and the second channel length are summed and averaged to generate the estimated channel length.
10. The channel estimation method of claim 6, further comprising:
adjusting a plurality of filter coefficients; and
a transmit signal is filtered using the plurality of filter coefficients to generate the digital echo cancellation signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110218516.3A CN114978816B (en) | 2021-02-26 | 2021-02-26 | Channel estimation method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110218516.3A CN114978816B (en) | 2021-02-26 | 2021-02-26 | Channel estimation method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114978816A true CN114978816A (en) | 2022-08-30 |
| CN114978816B CN114978816B (en) | 2024-08-30 |
Family
ID=82973571
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110218516.3A Active CN114978816B (en) | 2021-02-26 | 2021-02-26 | Channel estimation method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114978816B (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1533110A (en) * | 2003-03-20 | 2004-09-29 | ��ͳ�Ƽ��ɷ�����˾ | Channel evaluating method, receiving method and receiver for orthogonal frequency alivision task signal |
| US20080187077A1 (en) * | 2007-02-07 | 2008-08-07 | Eci Telecom Ltd. | Method for estimating crosstalk interferences in a communication network |
| US20110038404A1 (en) * | 2009-08-17 | 2011-02-17 | Wen-Sheng Hou | Method and Apparatus for Estimating Channel Length in Wired Communication System |
| US20110064174A1 (en) * | 2009-09-11 | 2011-03-17 | Liang-Wei Huang | Communication device and receiving method thereof |
| CN102055530A (en) * | 2009-11-04 | 2011-05-11 | 美国博通公司 | System and method for un-interrupted operation of communications during interference |
| CN102571366A (en) * | 2010-12-29 | 2012-07-11 | 瑞昱半导体股份有限公司 | Method for reducing power consumption of communication device and related device |
| US20130034128A1 (en) * | 2011-08-05 | 2013-02-07 | Qualcomm Incorporated | Echo cancellation repeater operation in the absence of an input signal |
| CN104219191A (en) * | 2014-09-18 | 2014-12-17 | 扬智科技股份有限公司 | Orthogonal carrier frequency division multiplexing signal processing method and specific pilot frequency domain signal estimation method |
-
2021
- 2021-02-26 CN CN202110218516.3A patent/CN114978816B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1533110A (en) * | 2003-03-20 | 2004-09-29 | ��ͳ�Ƽ��ɷ�����˾ | Channel evaluating method, receiving method and receiver for orthogonal frequency alivision task signal |
| US20080187077A1 (en) * | 2007-02-07 | 2008-08-07 | Eci Telecom Ltd. | Method for estimating crosstalk interferences in a communication network |
| US20110038404A1 (en) * | 2009-08-17 | 2011-02-17 | Wen-Sheng Hou | Method and Apparatus for Estimating Channel Length in Wired Communication System |
| US20110064174A1 (en) * | 2009-09-11 | 2011-03-17 | Liang-Wei Huang | Communication device and receiving method thereof |
| CN102055530A (en) * | 2009-11-04 | 2011-05-11 | 美国博通公司 | System and method for un-interrupted operation of communications during interference |
| CN102571366A (en) * | 2010-12-29 | 2012-07-11 | 瑞昱半导体股份有限公司 | Method for reducing power consumption of communication device and related device |
| US20130034128A1 (en) * | 2011-08-05 | 2013-02-07 | Qualcomm Incorporated | Echo cancellation repeater operation in the absence of an input signal |
| CN104219191A (en) * | 2014-09-18 | 2014-12-17 | 扬智科技股份有限公司 | Orthogonal carrier frequency division multiplexing signal processing method and specific pilot frequency domain signal estimation method |
Non-Patent Citations (1)
| Title |
|---|
| 杨俊;张传胜;周永彬;: "射频发射模块非线性效应的消除方法", 国防科技大学学报, no. 04, pages 125 - 129 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114978816B (en) | 2024-08-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7254198B1 (en) | Receiver system having analog pre-filter and digital equalizer | |
| US8315301B1 (en) | Feedforward equalizer for DFE based detector | |
| US8891601B2 (en) | Apparatus and method for start-up in communication system | |
| US5263020A (en) | Echo canceller | |
| US8077859B1 (en) | Adaptive analog echo/NEXT cancellation | |
| KR100338656B1 (en) | Echo path delay estimation | |
| US7720015B2 (en) | Receiver ADC clock delay base on echo signals | |
| EP1429470A2 (en) | Transceiver with accelerated echo canceller convergence | |
| JPH07114347B2 (en) | Adaptive equalization system, input signal equalization method and DCE | |
| US20200007175A1 (en) | Estimation of interference suppression filters using selective signal switching | |
| US20030076950A1 (en) | Method and system for filtering a signal and for providing echo cancellation | |
| CN115298965A (en) | Low power method for signal processing block in Ethernet physical layer | |
| US4920530A (en) | Adaptive time-discrete filter for forming a cancelling signal from synchronous data symbols | |
| CN114978816B (en) | Channel estimation method | |
| WO2024072838A1 (en) | Joint timing recovery and decision feedback equalizer adaptation in wireline network receivers | |
| TWI819276B (en) | Channel estimation method | |
| US20220052714A1 (en) | Clock recovery and cable diagnostics for ethernet phy | |
| JP3902498B2 (en) | Image signal suppressor | |
| TWI730422B (en) | Receiver and associated signal processing method | |
| US6856684B1 (en) | Device and method for echo compensation in a two-wire full duplex channel transmission method | |
| US4669115A (en) | Hybrid circuit and method | |
| US20030076844A1 (en) | Method and system for filtering a signal and providing echo cancellation using an adaptive length filter | |
| CN113098563B (en) | Interference canceller and interference cancellation method | |
| CN112583431B (en) | Receiver and related signal processing method | |
| CN112803959B (en) | Transceiver circuit and signal processing method applied to same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |