CN114864816A - Manufacturing process, semiconductor memory device and semiconductor processing equipment - Google Patents

Manufacturing process, semiconductor memory device and semiconductor processing equipment Download PDF

Info

Publication number
CN114864816A
CN114864816A CN202210467297.7A CN202210467297A CN114864816A CN 114864816 A CN114864816 A CN 114864816A CN 202210467297 A CN202210467297 A CN 202210467297A CN 114864816 A CN114864816 A CN 114864816A
Authority
CN
China
Prior art keywords
chamber
film
oxygen
sputtering
resistive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210467297.7A
Other languages
Chinese (zh)
Inventor
王宽冒
赵可可
傅新宇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Naura Microelectronics Equipment Co Ltd
Original Assignee
Beijing Naura Microelectronics Equipment Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Naura Microelectronics Equipment Co Ltd filed Critical Beijing Naura Microelectronics Equipment Co Ltd
Priority to CN202210467297.7A priority Critical patent/CN114864816A/en
Publication of CN114864816A publication Critical patent/CN114864816A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • H10N70/021Formation of switching materials, e.g. deposition of layers
    • H10N70/026Formation of switching materials, e.g. deposition of layers by physical vapor deposition, e.g. sputtering
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/0021Reactive sputtering or evaporation
    • C23C14/0036Reactive sputtering
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/08Oxides
    • C23C14/083Oxides of refractory metals or yttrium
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • C23C14/35Sputtering by application of a magnetic field, e.g. magnetron sputtering
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/58After-treatment
    • C23C14/5846Reactive treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • H10N70/041Modification of switching materials after formation, e.g. doping
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20Multistable switching devices, e.g. memristors
    • H10N70/24Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/883Oxides or nitrides
    • H10N70/8833Binary metal oxides, e.g. TaOx

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Physical Vapour Deposition (AREA)

Abstract

The invention discloses a manufacturing process of a semiconductor memory device, the semiconductor memory device and semiconductor processing equipment, wherein the manufacturing process comprises the following steps: s100, sputtering and depositing a bottom electrode film on the wafer; s200, sputtering and depositing an oxygen-enriched resistive film with a certain thickness on the bottom electrode film; s300, reducing the part with the preset thickness of the resistance change film in the oxygen-rich state to change the part with the preset thickness of the resistance change film from the oxygen-rich state to the oxygen-poor state; wherein the content of oxygen element in oxygen-rich state is larger than that in oxygen-poor state; s400, circularly executing the steps S200 and S300, and sequentially depositing a plurality of layers of resistive films until the total thickness of the plurality of layers of resistive films reaches a first thickness to form a resistive layer; and S500, sputtering and depositing a top electrode film on the resistance change layer. The scheme can solve the problem of poor performance of the semiconductor memory device.

Description

Manufacturing process, semiconductor memory device and semiconductor processing equipment
Technical Field
The invention relates to the technical field of semiconductors, in particular to a manufacturing process of a semiconductor memory device, the semiconductor memory device and semiconductor processing equipment.
Background
With the rapid development of semiconductor processes, semiconductor memory devices are becoming smaller in size and larger in storage capacity. However, with the improvement of the integration level of the device, the traditional Flash memory is difficult to meet the process requirements. Resistive Random Access Memory (RRAM) has received attention due to advantages such as simple Memory cell structure, fast operation speed, low power consumption, stable information retention, non-volatility, and compatibility with Complementary Metal Oxide Semiconductor (CMOS) process.
The resistive random access memory comprises a substrate, a bottom electrode, a resistive film and a top electrode, wherein the bottom electrode is deposited on the substrate, and the resistive film is positioned between the bottom electrode and the top electrode. When a proper voltage is applied between the two electrodes, the resistive film can be switched between two stable resistance states.
The resistance change thin film is generally a metal oxide, for example, an oxide of tantalum, an oxide of gallium, or the like. In the related art, a resistance change film is prepared by a magnetron sputtering chamber. Taking the material of the resistive film as an oxide of tantalum as an example, the target material of the magnetron sputtering chamber may be a tantalum target material. And in the process of the magnetron sputtering chamber, oxygen is introduced, and oxygen atoms in the oxygen are combined with tantalum atoms of the target material, so that the tantalum oxide film is deposited on the surface of the bottom electrode. The resistance change film is usually in an oxygen-deficient state, wherein the oxygen-deficient state means that oxygen vacancies exist in the tantalum oxide film, so that the resistivity of the tantalum oxide film is ensured.
However, in the magnetron sputtering chamber, in order to obtain the tantalum oxide film in an oxygen-deficient state during the process, the flow rate of the introduced oxygen is usually required to be extremely accurate. Due to the change of the oxygen flow, the oxidation degree of the target surface is different. For example, the tantalum target material in the area with large oxygen flow is completely oxidized, and the tantalum target material in the area with small oxygen flow is not oxidized or is not completely oxidized, so that the stoichiometric ratio of oxygen element to tantalum element in each area of the resistive film is different, the distribution of elements in each area of the resistive film is uneven, the uniformity of the resistivity of the resistive film is poor, and the performance of the semiconductor memory device is poor.
Disclosure of Invention
The invention discloses a manufacturing process of a semiconductor memory device, the semiconductor memory device and semiconductor processing equipment, and aims to solve the problem of poor performance of the semiconductor memory device.
In order to solve the problems, the invention adopts the following technical scheme:
a process for fabricating a semiconductor memory device, the process comprising:
s100, sputtering and depositing a bottom electrode film on the wafer;
s200, sputtering and depositing an oxygen-enriched resistive film with a first thickness on the bottom electrode film;
s300, reducing the part with the preset thickness of the resistive film to change the part with the preset thickness of the resistive film from the oxygen-rich state to the oxygen-poor state; wherein the content of the oxygen element in the oxygen-rich state is greater than the content of the oxygen element in the oxygen-deficient state;
s400, circularly executing the steps S200 and S300, and sequentially depositing a plurality of layers of resistive films until the total thickness of the resistive films reaches a first thickness to form a resistive layer;
and S500, sputtering and depositing a top electrode film on the resistance change layer.
A semiconductor memory device is manufactured by the manufacturing process.
The semiconductor process equipment comprises a film sputtering chamber, a semiconductor reduction chamber, a bottom electrode sputtering chamber and a top electrode sputtering chamber;
wafers can be mutually transmitted among the bottom electrode sputtering chamber, the film sputtering chamber, the semiconductor reduction chamber and the top electrode sputtering chamber, and the film sputtering chamber is used for depositing a resistance change film in an oxygen-rich state on the wafers; the semiconductor reduction chamber is used for reducing the resistance changing film in the oxygen-rich state so as to change the part with the preset thickness of the resistance changing film from the oxygen-rich state to an oxygen-poor state; the bottom electrode sputtering chamber is used for depositing the bottom electrode film for the wafer, the top electrode sputtering chamber is used for depositing the top electrode film for the wafer, the film sputtering chamber and the semiconductor reduction chamber are positioned between the bottom electrode sputtering chamber and the top electrode sputtering chamber, and the film sputtering chamber is positioned between the bottom electrode sputtering chamber and the semiconductor reduction chamber;
wherein the content of the oxygen element in the oxygen-rich state is greater than that in the oxygen-deficient state.
The technical scheme adopted by the invention can achieve the following beneficial effects:
the invention discloses a manufacturing process, wherein a resistance change film in an oxygen-rich state is reduced to obtain a resistance change film in an oxygen-poor state. In this case, when the resistance change film is sputtered, in order to obtain the resistance change film in an oxygen-rich state, the entire target material of the film sputtering chamber for sputtering the resistance change film may be oxidized to make the elements in each region of the surface of the target material uniformly distributed, so that the elements in each region of the resistance change film sputtered on the bottom electrode film are uniformly distributed to make each region of the resistance change film have a uniform stoichiometric ratio of the elements. Then, the resistance change film in the oxygen-rich state is subjected to reduction treatment so as to change the resistance change film from the oxygen-rich state to the oxygen-poor state, so that partial oxygen elements in the resistance change film are reduced, and oxygen vacancies are generated in the resistance change film. Compared with the scheme in the related art, the resistive film has the advantages that the elements in all the areas are uniformly distributed, so that the more uniform stoichiometric ratio of the elements can be realized, the uniformity of the resistivity of the resistive film is better, and the performance of a semiconductor memory device is improved.
Drawings
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the invention and not to limit the invention. In the drawings:
FIG. 1 is a graph illustrating the poisoning effect of a target according to the related art;
FIG. 2 is a line graph of the flow rate of oxygen versus the resistivity in the related art;
FIG. 3 is a flow chart of a semiconductor memory device according to an embodiment of the present invention;
FIG. 4 is a schematic structural diagram of a semiconductor processing apparatus according to an embodiment of the present invention;
FIG. 5 is a schematic diagram of a semiconductor reduction chamber of the semiconductor processing apparatus according to an embodiment of the present invention;
fig. 6 is a schematic structural diagram of a resistance change film manufactured by the manufacturing process disclosed in the embodiment of the invention;
FIG. 7 is a graph of a test coordinate of a wafer;
FIG. 8 is a graph comparing the sheet resistance of the related art and the present invention.
Description of reference numerals:
100-thin film sputtering chamber, 200-semiconductor reduction chamber, 210-chamber body, 220-bearing table, 230-radio frequency device, 231-radio frequency coil, 232-radio frequency rod, 240-support, 300-vacuum transmission chamber, 400-atmosphere transmission chamber, 500-bottom electrode sputtering chamber, 600-top electrode sputtering chamber, 700-pretreatment chamber, 810-wafer, 820-bottom electrode film, 830-resistance change layer, 831-resistance change film and 840-top electrode film.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the technical solutions of the present invention will be clearly and completely described below with reference to the specific embodiments of the present invention and the accompanying drawings. It is to be understood that the described embodiments are merely exemplary of the invention, and not restrictive of the full scope of the invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
In the related art, when depositing a resistance change film in an oxygen deficient state, as shown in fig. 1, the abscissa in fig. 1 represents the flow rate of oxygen, and the ordinate represents the sputtering voltage of the target. The solid line in fig. 1 shows a change curve of the sputtering voltage in the process of increasing the oxygen flow rate, the target surface is gradually oxidized with the increase of the oxygen flow rate, and the sputtering voltage is stable after being gradually increased with the increase of the oxidation degree of the target surface. The broken line in fig. 1 represents the change curve of the sputtering voltage during the reduction of the oxygen flow rate. Along with the reduction of the oxygen flow, the sputtering voltage is kept stable firstly and then is increased suddenly, and along with the reduction of the oxygen flow to zero, the sputtering voltage is reduced to the state of the pure metal target material. Therefore, in order to obtain a resistance change film in an oxygen deficient state, it is only possible to obtain the resistance change film at a position where the sputtering voltage rapidly rises as shown by a solid line or at a position where the sputtering voltage rapidly falls as shown by a broken line in fig. 1, and therefore, the oxygen flow rate needs to be accurately controlled. Meanwhile, the process window for obtaining the resistance change film in an oxygen-deficient state is very small, and the process difficulty is high.
As shown in fig. 2, the abscissa in fig. 2 represents the oxygen flow rate, and the ordinate represents the resistivity of the resistance-variable film. As can be seen from fig. 2, the weak fluctuation of the oxygen flow causes a large fluctuation in the resistance of the resistive thin film, so that the uniformity of the resistivity of the resistive thin film in the related art is poor, and the performance of the semiconductor memory device is poor.
The technical solutions disclosed in the embodiments of the present invention are described in detail below with reference to the accompanying drawings.
Referring to fig. 3, an embodiment of the present invention discloses a manufacturing process of a semiconductor memory device, which specifically includes the following steps:
s100, sputtering and depositing a bottom electrode film 820 on the wafer 810.
The bottom electrode thin film 820 may be manufactured in a magnetron sputtering manner, so that a process chamber for sputtering the bottom electrode may be a magnetron sputtering chamber, and the magnetron sputtering chamber may be a DC (Direct Current) magnetron sputtering chamber or an RF (Radio Frequency) magnetron sputtering chamber. The bottom electrode thin film 820 may be made of an inorganic material or a conductive flexible organic material.
And S200, sputtering and depositing an oxygen-rich resistive film 831 with a certain thickness on the bottom electrode film 820.
The resistance change film 831 may be manufactured by magnetron sputtering, and thus the film sputtering chamber 100 for sputtering the resistance change film 831 may be a magnetron sputtering chamber, which may be a DC magnetron sputtering chamber or an RF magnetron sputtering chamber. The oxygen-rich state indicates that the resistive film 831 is the highest-valence oxide, and it can also be understood that the target of the film sputtering chamber 100 is completely oxidized, and then the film sputtering chamber 100 is filled with sufficient oxygen.
In the specific process, oxygen with a first preset flow is introduced into the film sputtering chamber 100, and the oxygen-rich resistive film 831 with a certain thickness is deposited on the wafer 810. The resistive film 831 is in an oxygen-rich state, so that oxygen is introduced into the film sputtering chamber 100 in a sufficient amount, so that a target of the film sputtering chamber 100 can be completely oxidized, and elements in each region of the resistive film 831 are uniformly distributed during sputtering of the target, so that each region of the resistive film 831 has a uniform stoichiometric ratio of the elements.
S300, reducing the part with the preset thickness of the resistive film 831 to change the part with the preset thickness of the resistive film 831 from an oxygen-rich state to an oxygen-poor state; wherein the content of oxygen element in oxygen-rich state is greater than that in oxygen-poor state.
In the specific process, after the wafer 810 is deposited once with the resistive film 831, the wafer 810 is introduced into the semiconductor reduction chamber 200 for reducing the resistive film 831 to reduce the resistive film 831 in an oxygen-rich state, so that the resistive film 831 is changed from the oxygen-rich state to an oxygen-poor state. Reducing gas is introduced into the semiconductor reduction chamber 200 and reacts with oxygen in the resistive film 831, so that the resistive film 831 loses oxygen ions and oxygen vacancies are obtained.
In this case, the resistance variable film 831 is an oxide having a non-maximum valence in an oxygen deficient state. At this time, the reduced resistive film 831 loses a part of oxygen ions, thereby obtaining oxygen vacancies, and further changing the resistive film 831 from an oxygen-rich state to an oxygen-deficient state.
Taking the resistive film 831 as an oxide of tantalum as an example, the resistive film 831 is in an oxygen-rich state, that is, the oxide of tantalum is tantalum pentoxide, and the tantalum target is completely oxidized, so that the surface of the tantalum target is tantalum pentoxide, and therefore, in the sputtering process, the distribution of elements in each region of the resistive film 831 is that the stoichiometric ratio of tantalum to oxygen is 2: 5.
then, the tantalum pentoxide film is introduced into the semiconductor reduction chamber 200 to reduce the tantalum pentoxide film, so that the tantalum pentoxide loses oxygen ions to obtain oxygen vacancies, and further the tantalum pentoxide film in an oxygen-deficient state generates a tantalum oxide (TaOx) film in an oxygen-rich state.
The preset thickness may be the thickness of the resistive film 831 after one deposition, or may be a partial thickness of the resistive film 831 after one deposition. Since reduction is performed sequentially from the upper surface of the resistive thin film 831 to the lower surface of the resistive thin film 831 in the reduction, the predetermined thickness may be a thickness between the upper surface and the lower surface of each resistive thin film 831.
The reducing gas in the above embodiments may be hydrogen, ammonia, silane, etc., and of course, the reducing gas may also be other gases, which is not limited herein. The resistive film 831 in the above embodiment may also be an oxide of hafnium, an oxide of nickel, an oxide of titanium, and an oxide of aluminum, and may also be an oxide of other metals, which is not limited herein.
S400, and circularly performing steps S200 and S300, and sequentially depositing the multilayer resistive film 813 until the total thickness of the multilayer resistive film 813 reaches a first thickness to form the resistive layer 830.
After the resistive film 831 is reduced once, the resistive film 831 in an oxygen-rich state is deposited on the reduced resistive film 831 in an oxygen-poor state again, and the resistive film 831 in the oxygen-rich state is reduced again to form the resistive layer 830 after multiple cycles. The first thickness may be between 5 and 100mm, and the predetermined thickness may be set according to specific process requirements. The thickness of each of the resistive film 831 can be flexibly set according to the thickness of the resistive layer 830.
S500, sputtering and depositing a top electrode film 840 on the resistance change layer 830.
The top electrode film 840 can be manufactured by magnetron sputtering, and thus the process chamber for sputtering the top electrode film 840 can be a magnetron sputtering chamber, which can be a DC magnetron sputtering chamber or an RF magnetron sputtering chamber. The top electrode film 840 may be made of an inorganic material or a conductive flexible organic material. The top electrode thin film 840 and the bottom electrode thin film 820 may be sputtered in the same sputtering chamber, or may be sputtered in different sputtering chambers, which is not limited herein.
In the embodiment disclosed in the present application, the oxygen-rich resistive film 831 is reduced to obtain an oxygen-poor resistive film 831. At this time, the resistive film 831 in an oxygen-rich state can be obtained in the thin film sputtering chamber 100, so that the target of the thin film sputtering chamber 100 can be completely oxidized, and thus elements in each region of the resistive film 831 are uniformly distributed, so that each region of the resistive film 831 has a uniform stoichiometric ratio of elements, and thus the resistivity of the resistive film 831 is more uniform, thereby improving the performance of the semiconductor memory device.
In addition, since the resistance change film 831 in an oxygen-rich state can be obtained in the film sputtering chamber 100, only sufficient oxygen needs to be introduced, and thus, the flow of oxygen does not need to be accurately controlled, thereby reducing the difficulty in manufacturing the resistance change film 831.
In addition, sufficient oxygen is introduced in the application, and the flow rate of oxygen does not need to be changed, so that the flow rate of oxygen is not easy to change, and the resistance of the resistance change film 831 cannot fluctuate greatly.
Fig. 7 is the coordinates of 49 points acquired on the surface of the wafer 810. Fig. 8 is a graph of the sheet resistance at point 49 of wafer 810. The sheet resistance is used to represent the infrared property measurement of the film, and the sheet resistance is related to the resistivity by: rs ═ ρ/t, where ρ is the resistivity of the resistive film 831 and t is the film thickness. At this point, the thickness of the wafer 810 at 49 points is the same, and the change in resistivity causes the sheet resistance to change. As shown in fig. 8, the sheet resistance of each region in the related art varies greatly, and the sheet resistance in the present application is substantially balanced.
In another optional embodiment, before step S100, the method may further include:
s101, cleaning pretreatment is carried out on the wafer 810.
At this time, the wafer 810 is cleaned before the deposition of the bottom electrode thin film 820 is performed on the wafer 810, so that the cleanliness of the wafer 810 can be improved, and the yield of the semiconductor memory device can be improved. A cleaning pretreatment of the wafer 810 may be performed in the pretreatment chamber 700. The specific structure of the pre-processing chamber 700 is well known in the art and will not be described herein.
In another alternative embodiment, step S200 may include:
s201, loading the target into the film sputtering chamber 100 for sputter depositing the resistive film 831.
Because oxygen is needed to be introduced to completely oxidize the surface of the target material during sputtering, the resistance change target material can be pure metal or oxide. For example, the resistive switching target may be tantalum, tantalum dioxide, or tantalum pentoxide.
S202, the wafer 810 deposited with the bottom electrode thin film 820 is transferred into the thin film sputtering chamber 100.
S203, performing a vacuum process on the film sputtering chamber 100.
The thin film sputtering chamber 100 may be evacuated by a vacuum pump so that the inside of the thin film sputtering chamber 100 is in a vacuum environment. Specifically, the degree of vacuum of the thin film sputtering chamber 100 may be 1 × 10 -7 Pa, although the degree of vacuum of the film sputtering chamber 100 can also be other values, which is not limited herein.
And S204, introducing oxygen at a first preset flow rate into the vacuumized film sputtering chamber 100.
The first predetermined flow rate can be determined according to parameters such as power, pressure and pumping capacity of the thin film sputtering chamber 100. The first predetermined flow of oxygen is required to ensure that the surface of the target in the thin film sputtering chamber 100 is completely oxidized.
And S205, starting the thin film sputtering chamber 100 to sputter deposit a resistive film 831 on the bottom electrode thin film 820.
In this scheme, since the resistance change film 831 in the film sputtering chamber 100 is used for processing an oxygen-rich state, a process window does not need to be found by accurately controlling the flow of oxygen, and only sufficient oxygen needs to be introduced, so that the flow of oxygen does not need to be accurately controlled.
In another alternative embodiment, in step S200, the distance between the target and the bottom electrode thin film 820 may be 5cm to 30cm, the sputtering power may be 10W to 20000W, the flow rate of the oxygen gas may be 1sccm to 1000sccm, the flow rate of the inert gas may be 0sccm to 1000sccm, and the sputtering process time may be 1S to 1000S. At this time, the process parameters of the thin film sputtering chamber 100 are in a more preferable range, so that the thin film sputtering chamber 100 can stably operate, thereby improving the yield of the semiconductor memory device.
In another embodiment, step S300 may include:
s310, the wafer 810 deposited with the oxygen-rich resistive film 831 is transferred into the semiconductor reduction chamber 200 for reducing the oxygen-rich resistive film 831 of the resistive film 831.
S320, introducing a reducing gas into the semiconductor reduction chamber 200, and ionizing the reducing gas to reduce a portion of the resistive film 831 in an oxygen-rich state, the portion having a predetermined thickness.
The ionized reducing gas can react with oxygen ions in the resistance change film 831. The reduction performance of the resistance change film 831 in an oxygen-rich state is improved by ionizing the reduction gas, so that the required resistance change film 831 can be obtained better.
In another alternative embodiment, in step S300, the flow rate of the reducing gas may be 1sccm to 20000sccm, the RF power is 1W to 2000W, and the reduction process time is 10S to 1800S. At this time, the process parameters of the semiconductor reduction chamber 200 are in a more preferable range, so that the thin film sputtering chamber 100 can stably operate, thereby improving the yield of the semiconductor memory device.
Based on the manufacturing process of the semiconductor memory device in any of the above embodiments of the present application, an embodiment of the present application further discloses a semiconductor memory device, and the disclosed semiconductor memory device is manufactured by using the manufacturing process in any of the above embodiments.
In another alternative embodiment, the oxygen content of each of the resistive film 831 in the first direction may be gradually decreased. Wherein the first direction is a direction in which the bottom electrode thin film 820 points to the top electrode thin film 840. The first direction here can also be understood as a deposition direction of the multi-time resistive film 831, that is, a deposition direction of the multi-layer resistive film 831 from bottom to top. Of course, it can also be understood that the lower surface of each resistance change film 831 is directed to the direction of the upper surface.
As shown in fig. 6, after the wafer 810 finishes the primary deposition, the oxygen content of each resistive film 831 along the first direction gradually decreases, that is, the oxygen content of the side far from the wafer 810 is smaller than that of the side near the wafer 810, and the oxygen vacancy is increased as the oxygen content is smaller. As shown in fig. 6, the darker the color of each resistive thin film 831 changes along the first direction, and the darker the color of each resistive thin film 831 in fig. 4 has the higher oxygen content and the lower oxygen content, and the lighter the color has the lower oxygen content and the higher oxygen vacancies. At this time, the oxygen content of the position of each resistive film 831, which is close to the wafer 810, is large, and oxygen vacancies are small, so that the resistive film is in a high-resistance state. The resistance-change film 831 in each layer has a low resistance state because the resistance-change film is in a position far from the wafer 810 and has a small oxygen element content and a large number of oxygen vacancies.
As shown in fig. 6, after the wafer 810 is deposited a plurality of times, the plurality of resistive films 831 in the resistive layer 830 are alternately distributed between a high resistance state and a low resistance state, thereby improving the process performance of the semiconductor memory device.
The resistive film 831 can be obtained by adjusting the thickness of the resistive film 831 deposited once, or adjusting the depth of the resistive film 831 reduced once, or adjusting the time for reducing the resistive film 831 once.
Note that when the oxygen element content of each of the variable resistance films 813 in the first direction is gradually decreased, the oxygen vacancies in the respective regions on the same plane are uniformly distributed, that is, the oxygen vacancies in one cross section of each of the variable resistance films 831 in the direction perpendicular to the thickness direction are uniformly distributed.
In another alternative embodiment, the oxygen element content of each of the resistance change films 813 in the thickness direction thereof is the same. At this time, oxygen vacancies are the same in the thickness direction. Therefore, the oxygen vacancies of the multi-layer resistive thin film 831 are also the same, and the oxygen vacancies of the resistive thin film 831 formed at this time are uniformly distributed, thereby being beneficial to improving the process performance of the semiconductor memory device.
Referring to fig. 4 and 5, the present application further discloses a semiconductor processing apparatus including a thin film sputtering chamber 100, a semiconductor reduction chamber 200, a bottom electrode sputtering chamber 500, and a top electrode sputtering chamber 600.
The wafers 810 may be transferred to and from the bottom electrode sputtering chamber 500, the thin film sputtering chamber 100, the semiconductor reduction chamber 200, and the top electrode sputtering chamber 600. The thin film sputtering chamber 100 is used to deposit the resistive film 831 in an oxygen-rich state on the wafer 810. The semiconductor reduction chamber 200 is configured to reduce the resistive film 831 in an oxygen-rich state, so that a portion of a predetermined thickness of the resistive film 831 is changed from the oxygen-rich state to an oxygen-deficient state. The bottom electrode sputtering chamber 500 is used to deposit a bottom electrode thin film 820 for the wafer 810. The top electrode sputtering chamber 600 is used to deposit a top electrode film 840 for the wafer 810. The thin film sputtering chamber 100 and the semiconductor reduction chamber 200 are located between the bottom electrode sputtering chamber 500 and the top electrode sputtering chamber 600. The thin film sputtering chamber 100 is located between the bottom electrode sputtering chamber 500 and the semiconductor reduction chamber 200. Wherein the content of oxygen element in oxygen-rich state is greater than that in oxygen-poor state.
In the embodiment disclosed in the present application, the oxygen-rich resistive film 831 is reduced to obtain an oxygen-poor resistive film 831. At this time, the resistive thin film 831 in an oxygen-rich state can be obtained in the thin film sputtering chamber 100, so that the target of the thin film sputtering chamber 100 can be completely oxidized, and thus the elements in each region of the resistive thin film 831 are uniformly distributed, so that each region of the resistive thin film 831 has a uniform stoichiometric ratio of the elements, and therefore the resistivity of the resistive thin film 831 is more uniform, thereby improving the performance of the semiconductor memory device
In addition, since the resistance change film 831 in an oxygen-rich state can be obtained in the film sputtering chamber 100, only sufficient oxygen needs to be introduced, and thus, the flow of oxygen does not need to be accurately controlled, thereby reducing the difficulty in manufacturing the resistance change film 831.
In the present application, the bottom electrode thin film 820 and the top electrode thin film 840 are respectively sputter-deposited by using corresponding sputtering chambers, thereby improving the processing efficiency of the semiconductor memory device.
The present application discloses a specific structure of the semiconductor reduction chamber 200, and of course, the semiconductor reduction chamber 200 may have other structures, which is not limited herein. Specifically, the semiconductor reduction chamber 200 may include a chamber body 210, a susceptor 220, and an rf device 230. The chamber body 210 provides an installation space for other constituent components of the semiconductor reduction chamber 200, and also provides a reaction space for the resistive film 831. The susceptor 220 may be disposed within the chamber body 210, and the susceptor 220 may be used to support the wafer 810. The chamber body 210 may be in communication with a supply source of reducing gas, and the rf device 230 may be disposed at the chamber body 210, and the rf device 230 may be used to ionize the reducing gas. The semiconductor reduction chamber 200 in this scheme has fewer parts, a simple structure and is convenient to manufacture.
In the above embodiments, the rf device 230 may include the rf coil 231, the rf coil 231 may be located in the chamber body 210 and arranged along the circumference of the chamber body 210, and the rf coil 231 may be located above the susceptor 220.
In order to improve the reduction efficiency of the semiconductor reduction chamber 200, in another alternative embodiment, the rf device 230 may further include an rf rod 232, a portion of the rf rod 232 extends into the chamber body 210 and is electrically connected to the susceptor 220, and the rf rod 232 is used for applying an rf to the susceptor 220. In this scheme, a radio frequency with a certain power may also be applied to the susceptor 220, so as to improve the bombardment effect of the reducing gas ions on the wafer 810, thereby improving the efficiency of the reducing gas ions in capturing oxygen ions, and further improving the reduction efficiency of the semiconductor reduction chamber 200.
In the above embodiment, the RF rod 232 is exposed to the plasma environment and is easily damaged. To this end, in another alternative embodiment, the semiconductor reduction chamber 200 may further include a support 240, and the support 240 may be used to carry the susceptor 220. The support 240 defines a through-channel, and a portion of the rf rod 232 within the chamber body 210 may be located within the through-channel. In this scheme, the portion of the rf rod 232 located in the chamber body 210 may be hidden in the support 240, so as to be not easily exposed in the plasma environment, so that the rf rod 232 is not easily damaged, and thus the reliability and safety of the rf rod 232 are improved.
In one embodiment, the process parameters of the thin film sputtering chamber 100 may be 3000W, the oxygen flow may be 80sccm, and the sputtering process time may be 60 s. The process parameters of the semiconductor reduction chamber 200 may be that the power of the rf coil 231 is 600W, the power of the rf rod 232 is 50W, the flow rate of the reduction gas may be 1000sccm, and the reduction process time may be 180 s.
In an alternative embodiment, the semiconductor processing equipment disclosed in the embodiment of the present application may further include a vacuum transfer chamber 300 and an atmospheric transfer chamber 400, the vacuum transfer chamber 300 and the atmospheric transfer chamber 400 may transfer the wafer 810 to each other, and the thin film sputtering chamber 100, the semiconductor reduction chamber 200, the bottom electrode sputtering chamber 500, and the top electrode sputtering chamber 600 may transfer the wafer 810 to each other with the vacuum transfer chamber 300. In this case, the vacuum transfer chamber 300 and the atmospheric transfer chamber 400 can perform transfer from a vacuum state to an atmospheric state. The bottom electrode sputtering chamber 500, the thin film sputtering chamber 100, the semiconductor reduction chamber 200, and the top electrode sputtering chamber 600 may enable the mutual transfer of the wafer 810 through the vacuum transfer chamber 300. At this time, the wafer 810 is in a vacuum environment after being transferred into the vacuum transfer chamber 300, so that the transfer process time is short, and the processing efficiency can be improved.
The specific structures of the vacuum transfer chamber 300 and the atmospheric transfer chamber 400 are common knowledge and will not be described in detail herein.
In a specific process, the atmospheric transfer chamber 400 transfers the wafer 810 into the vacuum transfer chamber 300, and the vacuum transfer chamber 300 first transfers the wafer 810 into the bottom electrode sputtering chamber 500. The bottom electrode thin film 820 is firstly deposited in the bottom electrode sputtering chamber 500, then the wafer 810 deposited with the bottom electrode thin film 820 is transferred into the thin film sputtering chamber 100, the resistive film 831 is deposited in the thin film sputtering chamber 100 and then transferred into the semiconductor reduction chamber 200 for reduction, then the wafer 810 is transferred into the top electrode sputtering chamber 600 to be deposited with the top electrode thin film 840, and finally the wafer is transferred out of the semiconductor processing equipment through the vacuum transmission chamber 300 and the atmosphere transmission chamber 400.
In another alternative embodiment, the semiconductor processing apparatus may further include a pre-treatment chamber 700, the pre-treatment chamber 700 being used to clean the wafer 810, the pre-treatment chamber 700 and the vacuum transfer chamber 300 being capable of transferring the wafer 810 to each other, the pre-treatment chamber 700 being located between the bottom electrode sputtering chamber 500 and the atmospheric transfer chamber 400. In this scheme, the pre-processing chamber 700 is used to clean the wafer 810, so that the cleanliness of the wafer 810 can be improved, and the yield of the semiconductor memory device can be improved.
The specific structure of the pre-processing chamber 700 is well known in the art and will not be described herein.
In another alternative embodiment, the atmospheric transfer chamber 400, the pre-treatment chamber 700, the bottom electrode sputtering chamber 500, the thin film sputtering chamber 100, the semiconductor reduction chamber 200, and the top electrode sputtering chamber 600 are sequentially spaced along the circumference of the vacuum transfer chamber 300. Since the transfer between the chambers is performed through the vacuum transfer chamber 300, the chambers are disposed around the vacuum transfer chamber 300, so that the transfer distance of the semiconductor process equipment can be shortened, thereby improving the transfer efficiency of the semiconductor process equipment.
In the above embodiments of the present invention, the difference between the embodiments is mainly described, and different optimization features between the embodiments can be combined to form a better embodiment as long as they are not contradictory, and further description is omitted here in view of brevity of the text.
The above description is only an example of the present invention, and is not intended to limit the present invention. Various modifications and alterations to this invention will become apparent to those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present invention should be included in the scope of the claims of the present invention.

Claims (11)

1. A process for fabricating a semiconductor memory device, the process comprising:
s100, sputtering and depositing a bottom electrode film (820) on the wafer (810);
s200, sputtering and depositing an oxygen-rich resistive film (831) with a certain thickness on the bottom electrode film (820);
s300, reducing a part with a preset thickness of the resistance change film (831) to enable the part with the preset thickness of the resistance change film (831) to be changed into an oxygen-deficient state from the oxygen-rich state; wherein the content of the oxygen element in the oxygen-rich state is greater than the content of the oxygen element in the oxygen-deficient state;
s400, circularly executing the steps S200 and S300, and sequentially depositing a plurality of resistive films (831) until the total thickness of the resistive films (831) reaches a first thickness to form a resistive layer (830);
s500, sputtering and depositing a top electrode film (840) on the resistance change layer (830).
2. The manufacturing process according to claim 1, further comprising, before step S100:
s101, cleaning pretreatment is carried out on the wafer (810).
3. The manufacturing process of claim 1, wherein step S200 comprises:
loading a target into a thin film sputtering chamber (100) for sputter depositing the resistive thin film (831);
transferring the wafer (810) with the bottom electrode film (820) deposited thereon into the thin film sputtering chamber (100);
carrying out vacuum pumping treatment on the film sputtering chamber (100);
introducing oxygen at a first preset flow into the film sputtering chamber (100) after the vacuum-pumping treatment;
starting the thin film sputtering chamber (100) to sputter deposit the resistive switching film (831) on the bottom electrode film (820).
4. The process of claim 3, wherein in step S200, the distance between the target and the wafer (810) is 5cm to 30cm, the sputtering power is 10W to 20000W, the flow rate of oxygen is 1sccm to 1000sccm, the flow rate of inert gas is 0sccm to 1000sccm, and the sputtering time is 1S to 1000S.
5. The manufacturing process of claim 1, wherein step S300 comprises:
transmitting the wafer (810) deposited with the resistive film (831) in the oxygen-rich state into a semiconductor reduction chamber (200) for reducing the resistive film (831) in the oxygen-rich state;
and introducing a reducing gas into the semiconductor reduction chamber (200), and ionizing the reducing gas to reduce the part of the resistive film (831) in the oxygen-rich state, wherein the part of the resistive film is in the preset thickness.
6. The manufacturing process of claim 5, wherein in step S300, the flow rate of the reducing gas is 1sccm to 20000sccm, the RF power is 1W to 2000W, and the reduction process time is 10S to 1800S.
7. A semiconductor memory device, wherein the semiconductor memory device is manufactured by the manufacturing process of any one of claims 1 to 6.
8. The semiconductor memory device according to claim 7, wherein the oxygen element content of each resistive film (831) in a first direction in which the bottom electrode film (820) is directed to the top electrode film (840) is gradually decreased.
9. The semiconductor processing equipment is characterized by comprising a film sputtering chamber (100), a semiconductor reduction chamber (200), a bottom electrode sputtering chamber (500) and a top electrode sputtering chamber (600);
the bottom electrode sputtering chamber (500), the thin film sputtering chamber (100), the semiconductor reduction chamber (200) and the top electrode sputtering chamber (600) can mutually transmit wafers (810), and the thin film sputtering chamber (100) is used for depositing a resistance change thin film (831) in an oxygen-rich state on the wafers (810); the semiconductor reduction chamber (200) is used for reducing the resistance change film (831) in the oxygen-rich state, so that the part of the preset thickness of the resistance change film (831) is changed from the oxygen-rich state to an oxygen-poor state; the bottom electrode sputtering chamber (500) is used for depositing a bottom electrode film (820) for the wafer (810), the top electrode sputtering chamber (600) is used for depositing a top electrode film (840) for the wafer (810), the film sputtering chamber (100) and the semiconductor reduction chamber (200) are positioned between the bottom electrode sputtering chamber (500) and the top electrode sputtering chamber (600), and the film sputtering chamber (100) is positioned between the bottom electrode sputtering chamber (500) and the semiconductor reduction chamber (200);
wherein the content of the oxygen element in the oxygen-rich state is greater than that in the oxygen-deficient state.
10. The semiconductor processing apparatus of claim 9, wherein the semiconductor reduction chamber (200) comprises a chamber body (210), a susceptor (220), and a radio frequency device (230), the susceptor (220) being disposed within the chamber body (210), the susceptor (220) being configured to support the wafer (810), the chamber body (210) being in communication with a supply of a reducing gas, the radio frequency device (230) being disposed within the chamber body (210), the radio frequency device (230) being configured to ionize the reducing gas.
11. The semiconductor processing apparatus of claim 9, further comprising a vacuum transfer chamber (300), an atmospheric transfer chamber (400), and a pre-treatment chamber (700), the vacuum transfer chamber (300) and the atmospheric transfer chamber (400) may transfer the wafer (810) to each other, the thin film sputtering chamber (100), the semiconductor reduction chamber (200), the bottom electrode sputtering chamber (500), the top electrode sputtering chamber (600) and the pretreatment chamber (700) can realize the mutual transmission of the wafer (810) with the vacuum transmission chamber (300), the pre-processing chamber (700) is used for cleaning the wafer (810), the pre-processing chamber (700) is located between the bottom electrode sputtering chamber (500) and the atmospheric transfer chamber (400).
CN202210467297.7A 2022-04-29 2022-04-29 Manufacturing process, semiconductor memory device and semiconductor processing equipment Pending CN114864816A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210467297.7A CN114864816A (en) 2022-04-29 2022-04-29 Manufacturing process, semiconductor memory device and semiconductor processing equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210467297.7A CN114864816A (en) 2022-04-29 2022-04-29 Manufacturing process, semiconductor memory device and semiconductor processing equipment

Publications (1)

Publication Number Publication Date
CN114864816A true CN114864816A (en) 2022-08-05

Family

ID=82636210

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210467297.7A Pending CN114864816A (en) 2022-04-29 2022-04-29 Manufacturing process, semiconductor memory device and semiconductor processing equipment

Country Status (1)

Country Link
CN (1) CN114864816A (en)

Similar Documents

Publication Publication Date Title
US8894827B2 (en) Electrochromic tungsten oxide film deposition
CN101914752B (en) Film deposition method and film deposition apparatus of metal film
US10985318B2 (en) Memristor device and a method of fabrication thereof
US20120043518A1 (en) Variable resistance memory element and fabrication methods
JP5238823B2 (en) Semiconductor memory device manufacturing method and sputtering apparatus
KR20080076747A (en) Method of forming oxide semiconductor layer and method of manufacturing semiconductor device using the same
US20070181421A1 (en) Sputtering system providing large area sputtering and plasma-assisted reactive gas dissociation
JP2013539219A (en) Method and system for depositing thin film transistors
TW202012669A (en) Physical vapor deposition of doped transition metal oxide and post-deposition treatment thereof for non-volatile memory applications
WO2018186038A1 (en) Film forming device and film forming method
CN114369804B (en) Thin film deposition method
JP2013062185A (en) Transparent conductive film forming method
KR100189218B1 (en) Formation of ito transparent conductive film
KR20140107674A (en) Method and device for producing variable resistance element
CN114864816A (en) Manufacturing process, semiconductor memory device and semiconductor processing equipment
CN113699495B (en) Magnetron sputtering assembly, magnetron sputtering equipment and magnetron sputtering method
CN107532282B (en) Method of manufacturing a layer stack for display manufacturing and apparatus therefor
WO2009096095A1 (en) Thin film forming method, plasma film forming apparatus and storage medium
KR101275801B1 (en) Oxide semiconductor target
JP3727693B2 (en) TiN film manufacturing method
JP5785660B2 (en) Film forming method and film forming apparatus
US11335853B2 (en) Method of manufacturing OTS device, and OTS device
JP2008141051A (en) Method and apparatus for manufacturing semiconductor device
CN115679259A (en) IZO film preparation method and physical vapor deposition equipment
CN117177655A (en) Nonlinear inductor, josephson junction and methods of making and improving performance thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination