CN114760014A - Bit error rate testing method and device - Google Patents

Bit error rate testing method and device Download PDF

Info

Publication number
CN114760014A
CN114760014A CN202210194757.3A CN202210194757A CN114760014A CN 114760014 A CN114760014 A CN 114760014A CN 202210194757 A CN202210194757 A CN 202210194757A CN 114760014 A CN114760014 A CN 114760014A
Authority
CN
China
Prior art keywords
sequence
error rate
bit error
bits
transmission device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210194757.3A
Other languages
Chinese (zh)
Inventor
王学寰
张兴新
鲍鹏鑫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to CN202210194757.3A priority Critical patent/CN114760014A/en
Publication of CN114760014A publication Critical patent/CN114760014A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/20Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H04L1/203Details of error rate determination, e.g. BER, FER or WER

Landscapes

  • Engineering & Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)

Abstract

The application provides a bit error rate testing method and device. The bit error rate testing method comprises the following steps: the test device sends a first sequence to a transmission device to be tested; the tested transmission device receives a third sequence, and the third sequence corresponds to the first sequence sent by the test device; the tested transmission device obtains a first BER according to the third sequence and the second sequence; the testing device acquires a first BER from a tested transmission device; when the first BER is larger than or equal to the preset bit ratio, the testing device sends a second sequence to the tested transmission device; the tested transmission device receives a fourth sequence, and the fourth sequence corresponds to the second sequence sent by the test device; and the tested transmission device acquires a second BER according to the fourth sequence and the second sequence, and the second BER indicates the BER of the tested transmission device. The method and the device can be suitable for testing the BER of the transmission device to be tested with asymmetric rate.

Description

Bit error rate testing method and device
This application is a divisional application, filed as original application with application number 202180000407.2, filed as original application on 8/1/2021, the entire contents of which are incorporated herein by reference.
Technical Field
The present application relates to communications technologies, and in particular, to a bit error rate testing method and apparatus.
Background
The transmission of data requires a transmission chip, and Bit Error Rate (BER) is an important index of the transmission chip, and the BER test can be performed on the transmission chip to verify whether the transmission chip reaches a set BER index.
In many communication systems, the rate of a transmission chip is asymmetric, that is, the uplink rate and the downlink rate are not equal, and the difference is large, for example, the uplink rate (that is, the output direction of image data shot by a camera) of a transmission chip in an on-vehicle high-definition camera usually reaches 1Gbps to 10Gbps, and the downlink rate usually only reaches 1Mbps to 100 Mbps.
However, at present, there is no BER test method suitable for a transmission chip with asymmetric rate.
Disclosure of Invention
The application provides a bit error rate testing method and a bit error rate testing device, which can be suitable for testing the BER of a tested transmission device with asymmetric rate.
In a first aspect, the present application provides a bit error rate testing method, including: transmitting a first sequence to a transmission device under test; acquiring a first bit error rate BER from a tested transmission device; when the first bit error rate BER is larger than or equal to the preset bit ratio, a second sequence is sent to the tested transmission device; the values of the preset bits in the first sequence and the second sequence are different.
The BER test method only uses the transmission channel from the test device to the tested transmission device direction, and can be suitable for testing the BER of the tested transmission device with asymmetric rate. In addition, according to the technical scheme of the application, whether the tested transmission device is trustable or not is firstly verified, the test sequence is sent to the tested transmission device under the condition that the tested transmission device is trustable, the tested transmission device calculates the actual BER of the tested transmission device, and the accuracy of the BER is ensured.
In a possible implementation manner, before sending the first sequence to the transmission device under test, the method further includes: acquiring a second sequence; the first sequence is obtained from the second sequence. Optionally, obtaining the first sequence according to the second sequence includes: and changing the value of the preset bit in the second sequence to obtain the first sequence.
Exemplarily, a second sequence is preset in the present application, where the second sequence includes a plurality of bits (bits), and a value of each bit is 0 or 1; the second sequence is pre-stored in the testing device, the second sequence is read from the memory, and then the value of the preset bit in the second sequence is changed to obtain the first sequence.
In one possible implementation, the predetermined bit corresponds to a predetermined ratio, and the predetermined bit ratio is greater than a design target BER of the transmission device under test.
For example, the predetermined bit corresponds to a predetermined bit ratio, and the testing apparatus may first calculate a product of the length of the second sequence and the predetermined bit ratio to obtain a count value of the bit whose value is to be changed, and then determine the predetermined bit based on the count value.
In a second aspect, the present application provides a bit error rate testing method, including: receiving a third sequence, wherein the third sequence corresponds to the first sequence sent by the testing device; acquiring a first bit error rate BER according to the third sequence and the second sequence; receiving a fourth sequence, wherein the fourth sequence corresponds to the second sequence sent by the testing device; and acquiring a second bit error rate BER according to the fourth sequence and the second sequence, wherein the second bit error rate BER indicates the BER of the tested transmission device.
The BER test method only uses the transmission channel from the test device to the tested transmission device, and can be suitable for testing the BER of the tested transmission device with asymmetric rate. In addition, according to the technical scheme of the application, the tested transmission device calculates the first BER based on the third sequence, the testing device verifies whether the tested transmission device is trustable based on the first BER, under the condition that the tested transmission device is trustable, the tested device receives the fourth sequence, and calculates the actual BER based on the fourth sequence, so that the accuracy of the BER is ensured.
In a possible implementation manner, obtaining the first bit error rate BER according to the third sequence and the second sequence includes: comparing the values of the corresponding bits of the third sequence and the second sequence to obtain a first count value of the bits of the third sequence with different values compared with the second sequence; and calculating the ratio of the first counting value to the total bit counting value contained in the second sequence to obtain the first BER.
In a possible implementation manner, obtaining a second BER of the fourth sequence according to the fourth sequence and the second sequence includes: comparing the values of the corresponding bits of the fourth sequence and the second sequence to obtain a second count value of the bits of the fourth sequence with different values compared with the second sequence; and calculating the ratio of the second counting value to the total counting value of the bits contained in the second sequence to obtain a second BER.
For example, regarding the calculation of BER, the measured transmission device may be obtained by the following two methods:
the first is that the measured transmission device adopts a pure software mode to compare the values of the corresponding bit positions of the fourth sequence and the second sequence to obtain how many bit positions with different values of the fourth sequence are compared with the second sequence, and then the second BER is obtained by calculation.
The second is that the tested transmission device adopts a mode of combining hardware and software, the values of corresponding bits of the fourth sequence and the second sequence are compared through a comparator, and when the fourth sequence and the second sequence are compared, a counter is added with 1 to obtain the number of bits with different values of the fourth sequence compared with the second sequence, and then the second BER is obtained through calculation.
In a third aspect, the present application provides a bit error rate testing method, including: the test device sends a first sequence to a transmission device to be tested; the tested transmission device obtains a first bit error rate BER according to the second sequence and a received third sequence, and the third sequence corresponds to the first sequence sent by the testing device; the testing device acquires a first BER from a tested transmission device; when the first BER is larger than or equal to the preset bit ratio, the testing device sends a second sequence to the tested transmission device; the tested transmission device obtains a second BER according to the second sequence and a received fourth sequence, the second BER indicates the BER of the tested transmission device, and the fourth sequence corresponds to the second sequence sent by the testing device; the values of the preset bits in the first sequence and the second sequence are different.
The BER test method only uses the transmission channel from the test device to the tested transmission device, and can be suitable for testing the BER of the tested transmission device with asymmetric rate. In addition, according to the technical scheme of the application, whether the tested transmission device is trustable or not is verified, the test sequence is sent to the tested transmission device under the condition that the tested transmission device is trustable, the tested transmission device calculates the actual BER of the tested transmission device, and the accuracy of the BER is guaranteed.
In a possible implementation manner, before the testing device sends the first sequence to the transmission device under test, the method further includes: the test device acquires a second sequence; the test device obtains the first sequence according to the second sequence.
In a possible implementation manner, the obtaining, by the testing apparatus, the first sequence according to the second sequence includes: the testing device changes the value of the preset bit in the second sequence to obtain the first sequence.
In one possible implementation, the predetermined bit corresponds to a predetermined bit ratio, and the predetermined bit ratio is greater than a design target BER of the transmission device under test.
In a possible implementation manner, the acquiring, by the measured transmission apparatus, the first bit error rate BER according to the second sequence and the received third sequence includes: the measured transmission device compares the values of the corresponding bits of the third sequence and the second sequence to obtain a first count value of the bits of the third sequence with different values compared with the second sequence; the measured transmission device calculates the ratio of the first counting value and the total bit counting value contained in the second sequence to obtain the first BER.
In a possible implementation manner, the acquiring, by the transmission device under test, the second BER according to the second sequence and the received fourth sequence includes: the measured transmission device compares the values of the corresponding bits of the fourth sequence and the second sequence to obtain a second count value of the bits of the fourth sequence with different values compared with the second sequence; the measured transmission device calculates the ratio of the second counting value and the total bit counting value contained in the second sequence to obtain a second BER.
In a fourth aspect, the present application provides a test apparatus comprising: the transmitting module is used for transmitting the first sequence to the transmission device to be tested; the acquisition module is used for acquiring a first bit error rate BER from a tested transmission device; the transmitting module is further used for transmitting a second sequence to the tested transmission device when the first BER is larger than or equal to the preset bit ratio; the values of the preset bits in the first sequence and the second sequence are different.
In a possible implementation manner, the obtaining module is further configured to obtain a second sequence; the first sequence is obtained from the second sequence.
In a possible implementation manner, the obtaining module is specifically configured to change a value of a preset bit in the second sequence to obtain the first sequence.
In one possible implementation, the predetermined bit corresponds to a predetermined bit ratio, and the predetermined bit ratio is greater than a design target BER of the transmission device under test.
In a fifth aspect, the present application provides a transmission device under test, comprising: the receiving module is used for receiving a third sequence, and the third sequence corresponds to the first sequence sent by the testing device; the acquisition module is used for acquiring a first bit error rate BER according to the third sequence and the second sequence; the receiving module is further used for receiving a fourth sequence, and the fourth sequence corresponds to the second sequence sent by the testing device; and the acquisition module is further used for acquiring a second BER according to the fourth sequence and the second sequence, wherein the second BER indicates the BER of the transmission device to be tested.
In a possible implementation manner, the obtaining module is specifically configured to compare values of bits corresponding to a third sequence and a second sequence to obtain a first count value of bits of the third sequence having a value different from that of the second sequence; and calculating the ratio of the first counting value and the total bit counting value contained in the second sequence to obtain a first BER.
In a possible implementation manner, the obtaining module is specifically configured to compare values of bits corresponding to the fourth sequence and the second sequence to obtain a second count value of bits of the fourth sequence having a value different from that of the second sequence; and calculating the ratio of the second counting value to the total bit counting value contained in the second sequence to obtain a second BER.
In a sixth aspect, the present application provides a bit error rate testing system, including: the test apparatus in the foregoing fourth aspect and possible implementations thereof and the transmission apparatus under test in the foregoing fifth aspect and possible implementations thereof.
In a seventh aspect, the present application provides an electronic device, comprising: one or more processors; a memory for storing one or more programs; the one or more programs, when executed by the one or more processors, implement the methods of the foregoing first aspect and possible implementations thereof.
In an eighth aspect, the present application provides a transmission chip, including: one or more processors; a memory for storing one or more programs; the one or more programs, when executed by the one or more processors, implement a method as in the foregoing second aspect and possible implementations thereof.
In a ninth aspect, the present application provides a computer readable storage medium having stored thereon a computer program which, when executed, implements the method of the aforementioned first, second, third and possible implementations thereof.
In a tenth aspect, the present application provides a computer program that, when executed by a computer, implements the method of the aforementioned first, second, third and possible implementations thereof.
Drawings
FIG. 1 is a schematic diagram of a loop test method;
FIG. 2 is a block diagram of an exemplary bit error rate testing system according to the present application;
FIG. 3 is a flowchart illustrating an exemplary bit error rate testing method according to the present application;
FIG. 4 is a block diagram of an exemplary transmission device under test according to the present application;
FIG. 5 is a block diagram of an exemplary transmission device under test according to the present application;
FIG. 6 is a schematic diagram of an exemplary configuration of a test device of the present application;
fig. 7 is a schematic structural diagram of an exemplary transmission device under test according to the present application.
Detailed Description
To make the objects, technical solutions and advantages of the present application clearer, the technical solutions of the present application will be described clearly and completely with reference to the accompanying drawings in the present application, and it is obvious that the described embodiments are some, but not all embodiments of the present application. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments in the present application without making any creative effort belong to the protection scope of the present application.
The terms "first," "second," and the like in the description examples and claims of this application and in the drawings are used for descriptive purposes only and are not to be construed as indicating or implying relative importance, nor order. Furthermore, the terms "comprises" and "comprising," as well as any variations thereof, are intended to cover a non-exclusive inclusion, such as a list of steps or elements. A method, system, article, or apparatus is not necessarily limited to those steps or elements explicitly listed, but may include other steps or elements not explicitly listed or inherent to such process, system, article, or apparatus.
It should be understood that, in this application, "at least one" means one or more, "a plurality" means two or more. "and/or" for describing an association relationship of associated objects, indicating that there may be three relationships, e.g., "a and/or B" may indicate: only A, only B and both A and B are present, wherein A and B may be singular or plural. The character "/" generally indicates that the former and latter associated objects are in an "or" relationship. "at least one of the following" or similar expressions refer to any combination of these items, including any combination of single item(s) or plural items. For example, at least one (one) of a, b, or c, may represent: a, b, c, "a and b", "a and c", "b and c", or "a and b and c", wherein a, b, c may be single or plural.
FIG. 1 is a schematic diagram of a loop test method. As shown in fig. 1, the test equipment generates a random test sequence and then transmits it through a transmit port (TX). The receive port (RX) of the transmission chip under test receives the sequence and then sends it directly back to the test equipment through the transmit port (TX). The test equipment compares the transmitted test sequence with the received recovery sequence to calculate the BER.
However, the loop test method can only be used for testing the BER of a transmission chip with symmetric speed, for a transmission chip with asymmetric speed, the speed of the test equipment to the direction of the transmission chip to be tested is 10Gbps, the speed of the transmission chip to be tested to the direction of the test equipment is 100Mbps, after the test sequence generated by the test equipment is sent to the transmission chip to be tested, because the speed of sending back to the test equipment is much lower, the transmission chip to be tested needs a larger storage space, the test sequence is cached and then slowly sent back, and the increase of the storage space in the transmission chip to be tested is unacceptable, which causes larger cost waste, so the loop test method cannot be used for testing the BER of the transmission chip with asymmetric speed.
In order to test the BER of a transmission device with asymmetric rate, the application provides a bit error rate test method.
Fig. 2 is a schematic diagram of an exemplary bit error rate testing system according to the present application, and as shown in fig. 2, the system includes a testing apparatus 201 and a transmission apparatus 202 under test, and two unidirectional transmission channels are established between the testing apparatus 201 and the transmission apparatus 202 under test. Illustratively, the bandwidth of the transmission channel from the testing device 201 to the tested transmission device 202 is larger, and accordingly, the transmission rate is higher; the bandwidth of the transmission channel from the transmission device under test 202 to the test device 201 is smaller, and accordingly, the transmission rate is lower. It can be understood that, in the embodiment of the present application, there is no limitation on the relative relationship between the bandwidth and the transmission rate of the two transmission channels between the testing device 201 and the transmission device 202 under test.
In the present application, the test apparatus 201 may be an electronic device having a Transmission (TX) and a Reception (RX) function; the transmission device under test 202 may be a device with Transmission (TX) and Reception (RX) functions and asymmetric rate, such as a transmission chip, a transmission device (switch, router, etc.) or a transmission chip in a transmission device.
Fig. 3 is a flowchart illustrating an exemplary bit error rate testing method according to the present application, and as shown in fig. 3, a process 300 may be executed by the testing apparatus 201 and the transmission apparatus 202 under test together. Process 300 is described as a series of steps or operations, it being understood that process 300 may be performed in various orders and/or concurrently, and is not limited to the order of execution shown in FIG. 3.
Step 301a, the testing device sends a first sequence to the transmission device under test.
In the present application, a second sequence is preset, where the second sequence includes a plurality of bits (bits), and each bit has a value of 0 or 1. The second sequence is stored in the testing device and the transmission device to be tested in advance, and is solidified in the testing device and the transmission device to be tested for example when the testing device and the transmission device to be tested are shipped; alternatively, the second sequence is transmitted to the test device and the transmission device under test and stored, for example, before the test is started, through the input interfaces of the test device and the transmission device under test. It should be noted that, in the present application, the length of the second sequence (i.e., the count value of the included bits) is not specifically limited, and the value of each bit is also not specifically limited. The length and value of the second sequence are not changed in one test, but the second sequence can be set based on the transmission device under test in different tests, such as different transmission devices under test. It should be understood that the second sequence may be the same for different transmission devices under test, and is not particularly limited thereto.
In a possible implementation manner, the testing apparatus may first read the second sequence from the memory, and then change the values of the preset bits in the second sequence to obtain the first sequence. The preset bit corresponds to the preset bit proportion, and the testing device may first calculate a product of the length of the second sequence and the preset bit proportion to obtain a count value of the bit whose value is to be changed, and then determine the preset bit based on the count value. For example, if the second sequence includes 100 bits, and the predetermined bit ratio is 10%, 10 bits to be changed exist, and the testing apparatus may randomly select 10 bits from the 100 bits of the second sequence, and change the value of the 10 bits, that is, if the original value of the bit is 0, the bit becomes 1, and if the original value of the bit is 1, the bit becomes 0. For another example, if the second sequence includes 10000 bits, and the predetermined bit ratio is 20%, 2000 bits need to be changed, and the testing apparatus may randomly select 2000 bits from the 10000 bits of the second sequence to change the value of the 2000 bits. Optionally, the value range of the preset bit ratio may be greater than the design target BER of the transmission apparatus to be tested, for example, the design target BER of the transmission apparatus to be tested is 10e-12, and the preset bit ratio should be greater than 10e-12, for example, the preset bit ratio is 10e-11, 10e-9, and the like. Therefore, the first sequence is obtained by the second sequence, and the value of the preset bit of the first sequence is different from that of the second sequence, and the preset bit proportion corresponding to the preset bit indicates the bit error rate of the first sequence compared with the second sequence. For example, the first sequence has a different value of 10% of the bits compared to the second sequence; alternatively, the first sequence has a different value of 20% of the bits compared to the second sequence.
Step 301b, the transmission device under test receives a third sequence, where the third sequence corresponds to the first sequence sent by the testing device.
The test device sends out the first sequence, and the sequence received by the transmission device under test is the third sequence through the transmission channel of the test device to the transmission device under test, so that the third sequence corresponds to the first sequence.
The third sequence and the first sequence may not be identical, which is related to the stability of the transmission channel of the test device to the transmission device under test. When the first sequence is transmitted on the transmission channel from the testing device to the transmission device under test, the first sequence may be interfered to cause the sequence to change, and therefore the sequence received by the transmission device under test may not be the original first sequence, which is referred to as a third sequence in this application.
And step 302, the tested transmission device obtains a first BER according to the third sequence and the second sequence.
The measured transmission device may compare the values of the bits corresponding to the third sequence and the second sequence to obtain a first count value of the bits of the third sequence having a value different from that of the second sequence, and then calculate a ratio of the first count value to a total count value of the bits included in the second sequence, where the ratio is the first BER.
In this application, the second sequence is an original test sequence, and the second sequence has been obtained in advance by the transmission device under test. After receiving the third sequence, the measured transmission apparatus compares the third sequence with the second sequence to obtain a bit error rate based on the second sequence, i.e. a first BER.
Regarding the calculation of BER, the measured transmission device can be obtained by the following two methods:
the first is that the measured transmission device compares the values of the corresponding bits of the third sequence and the second sequence in a pure software manner, to obtain how many bits with different values of the third sequence compared to the second sequence, for example, n bits (a first count value) are provided, and the second sequence is assumed to include L bits, so that the first BER is equal to n/L.
The second is that the transmission device under test adopts a mode of combining hardware and software, the values of the corresponding bits of the third sequence and the second sequence are compared through a comparator, and each time the third sequence and the second sequence are compared has a bit with a different value, a counter is added by 1, so that how many bits with different values are obtained compared with the second sequence in the third sequence, for example, n bits (a first count value) are provided, and it is assumed that the second sequence contains L bits, so that the first BER is n/L.
Step 303, the testing device obtains the first BER.
After the measured transmission device calculates the first BER, the first BER may be stored in a register.
The test device may read the first BER from a register of the transmission device under test through a bus with the transmission device under test. Alternatively, the testing device may obtain the first BER from the transmission device under test through a third-party storage medium. The method for obtaining the first BER by the testing device is not particularly limited in the present application.
And step 304a, when the first BER is larger than or equal to the preset bit proportion, the testing device sends a second sequence to the tested transmission device.
After the testing device obtains the first BER, the first BER is compared with a preset bit ratio, and the purpose of the comparison is to verify whether the tested transmission device is trusted. In the application, the measured transmission device already acquires the second sequence in advance, and the BER of the measured transmission device can be known to be calculated by the measured transmission device according to the subsequent steps, so that a manufacturer of the measured transmission device can modify the received sequence based on the second sequence, and further, the possibility of providing a cheating BER exists.
In the present application, only the testing device obtains the preset bit ratio in advance, and the transmission device under test cannot obtain the preset bit ratio, so that the transmission device under test cannot falsify the first BER obtained by calculation. If the first BER is equal to the predetermined bit ratio, it indicates that the bit error rate of the third sequence received by the transmission device under test compared with the second sequence is equal to the bit error rate of the first sequence sent by the test device compared with the second sequence, which is equivalent to that the transmission channel does not affect the transmitted sequence; if the first BER is greater than the predetermined bit ratio, it indicates that the bit error rate of the third sequence compared to the second sequence received by the transmission device under test is greater than the bit error rate of the first sequence compared to the second sequence sent by the test device, and the excess bit error rate may be caused by the transmission channel. Both of the above two cases are practical. If the first BER is smaller than the predetermined bit ratio, it indicates that the bit error rate of the third sequence received by the transmission device under test compared with the second sequence is smaller than the bit error rate of the first sequence sent by the testing device compared with the second sequence, which is not consistent with the actual situation. Therefore, once the testing device detects that the first BER is smaller than the preset bit ratio, it can determine that the transmission device under test is untrustworthy and does not perform the subsequent steps.
The testing device may determine that the transmission device under test is authentic when detecting that the first BER is greater than or equal to the predetermined bit ratio, and the testing device transmits the second sequence to the transmission device under test.
Step 304b, the transmission device under test receives the fourth sequence, and the fourth sequence corresponds to the second sequence sent by the testing device.
The test device sends out the second sequence, and the sequence received by the transmission device under test is the fourth sequence through the transmission channel of the test device to the transmission device under test, so that the fourth sequence corresponds to the second sequence.
The fourth sequence and the second sequence may not be identical, which is related to the stability of the transmission channel of the test device to the transmission device under test. When the second sequence is transmitted on the transmission channel from the testing apparatus to the transmission apparatus to be tested, the second sequence may be interfered to cause the sequence to change, and therefore the sequence received by the transmission apparatus to be tested may not be the original second sequence, which is referred to as a fourth sequence in this application.
And 305, acquiring a second BER by the transmission device to be tested according to the fourth sequence and the second sequence, wherein the second BER indicates the BER of the transmission device to be tested.
The measured transmission device may compare the values of the corresponding bits of the fourth sequence with the values of the corresponding bits of the second sequence to obtain a second count value of the bits of the fourth sequence having a different value from the second sequence, and then calculate a ratio of the second count value to a total count value of the bits included in the second sequence, where the ratio is a second BER.
The second sequence is an original test sequence in this application, and the second sequence has been acquired in advance by the transmission device under test. After receiving the fourth sequence, the transmission device under test compares the fourth sequence with the second sequence to obtain a bit error rate based on the second sequence, i.e. a second BER.
Regarding the calculation of BER, the measured transmission device can be obtained by the following two methods:
the first is that the measured transmission device compares the values of the corresponding bits of the fourth sequence and the second sequence in a pure software manner, to obtain how many bits with different values of the fourth sequence compared to the second sequence, for example, m (a second count value) bits, and the second sequence is assumed to include L bits, so that the second BER is equal to m/L.
The second is that the transmission device under test adopts a mode of combining hardware and software, the values of the corresponding bits of the fourth sequence and the second sequence are compared through a comparator, and each time the fourth sequence and the second sequence are compared, a bit with a different value is added to a counter by 1, so that how many bits with different values are obtained in the fourth sequence compared with the second sequence, for example, m bits (a second count value) are provided, and it is assumed that the second sequence contains L bits, so that the second BER is m/L.
Therefore, the BER testing method only uses the transmission channel from the testing device to the tested transmission device, and can be suitable for testing the BER of the tested transmission device with asymmetric rate. According to the technical scheme of the embodiment of the application, whether the tested transmission device is trustable or not is verified, the test sequence is sent to the tested transmission device under the condition that the tested transmission device is trustable, the tested transmission device calculates the actual BER of the tested transmission device, and the accuracy of the BER is guaranteed.
Fig. 4 is a schematic diagram of an exemplary transmission device under test according to the present application, and as shown in fig. 4, the transmission device under test may be a device with Transmit (TX) and Receive (RX) functions and asymmetric rates, such as a transmission chip, a transmission device (switch, router, etc.), or a transmission chip in a transmission device. The transmission device under test may include: a receiving port 401, a processor 402 and a register 403, wherein the receiving port 401 is connected with the processor 402, and the processor 402 is connected with the register 403.
In one possible implementation, the receiving port 401 is configured to receive a third sequence, where the third sequence corresponds to the first sequence sent by the testing apparatus; a processor 402 configured to obtain a first bit error rate BER according to the third sequence and the second sequence; a processor 402 configured to store the first BER in a register 403; a receiving port 401 configured to receive a fourth sequence, the fourth sequence corresponding to the second sequence transmitted by the testing apparatus; and the processor 402 is configured to obtain a second BER according to the fourth sequence and the second sequence, wherein the second BER indicates the BER of the transmission device to be tested.
The transmission device under test shown in fig. 4 may be used to implement the first method for calculating BER in step 302 or step 305 described above.
Fig. 5 is a schematic diagram of an exemplary structure of a transmission device under test according to the present application, and as shown in fig. 5, on the basis of the structure shown in fig. 4, the transmission device under test further includes: a comparator 501 and a counter 502; the comparator 501 is connected with the counter 502; a comparator 501 and a counter 502 are connected between the receiving port 401 and the processor 402.
In one possible implementation, the receiving port 401 is configured to receive a third sequence, where the third sequence corresponds to the first sequence sent by the testing apparatus; a comparator 501 configured to compare values of bits corresponding to the third sequence and the second sequence; a counter 502 configured to count a comparison result of the comparator to obtain a first count value of bits of the third sequence having a different value than the second sequence; a processor 402 configured to calculate a ratio of the first count value to a total count value of bits included in the second sequence, where the ratio is a first BER; a processor 402 configured to store the first BER in a register 403; a receiving port 401 configured to receive a fourth sequence, the fourth sequence corresponding to the second sequence transmitted by the testing apparatus; a comparator 501 configured to compare values of bits corresponding to the fourth sequence and the second sequence; a counter 502 configured to count a comparison result of the comparator to obtain a second count value of bits of which the fourth sequence has a different value than the second sequence; the processor 402 is configured to calculate a ratio of the second count value to a total count value of bits included in the second sequence, which is a second BER, and the second BER indicates the BER of the transmission device under test.
The measured transmission apparatus shown in fig. 5 can be used to implement the second method for calculating BER in step 302 or step 305 described above.
Fig. 6 is a schematic structural diagram of an exemplary test apparatus 600 of the present application, and as shown in fig. 6, the test apparatus 600 of the present embodiment may be the test apparatus in the above embodiment, where the test apparatus 600 includes: a sending module 601 and an obtaining module 602, wherein,
a sending module 601, configured to send a first sequence to a transmission device under test; an obtaining module 602, configured to obtain a first bit error rate BER from the transmission device under test; the sending module 601 is further configured to send a second sequence to the measured transmission apparatus when the first BER is greater than or equal to a preset bit ratio; the values of the preset bits in the first sequence and the second sequence are different.
In a possible implementation manner, the obtaining module 602 is further configured to obtain the second sequence; and acquiring the first sequence according to the second sequence.
In a possible implementation manner, the obtaining module 602 is specifically configured to change a value of a preset bit in the second sequence to obtain the first sequence.
In a possible implementation manner, the preset bit corresponds to a preset bit proportion, and the preset bit proportion is greater than a design target BER of the transmission device under test.
The testing apparatus 600 of this embodiment may be used to implement the technical solution of the method embodiment shown in fig. 3, and the implementation principle and the technical effect are similar, which are not described herein again.
Fig. 7 is a schematic structural diagram of an exemplary measured transmission apparatus 700 of the present application, and as shown in fig. 7, the measured transmission apparatus 700 of this embodiment may be the measured transmission apparatus in the foregoing embodiment, where the measured transmission apparatus 700 includes: a receiving module 701 and an obtaining module 702, wherein,
a receiving module 701, configured to receive a third sequence, where the third sequence corresponds to the first sequence sent by the testing apparatus; an obtaining module 702, configured to obtain a first bit error rate BER according to the third sequence and the second sequence; the receiving module 701 is further configured to receive a fourth sequence, where the fourth sequence corresponds to the second sequence sent by the testing apparatus; the obtaining module 702 is further configured to obtain a second BER according to the fourth sequence and the second sequence, where the second BER indicates a BER of the transmission apparatus to be tested.
In a possible implementation manner, the obtaining module 702 is specifically configured to compare values of bits corresponding to the third sequence and the second sequence to obtain a first count value of bits of the third sequence having a value different from that of the second sequence; and calculating the ratio of the first count value to the total count value of the bits contained in the second sequence, wherein the ratio is the first BER.
In a possible implementation manner, the obtaining module 702 is specifically configured to compare values of bits corresponding to the fourth sequence and the second sequence to obtain a second count value of bits of the fourth sequence having a value different from that of the second sequence; and calculating the ratio of the second count value to the total count value of the bits contained in the second sequence, wherein the ratio is the second BER.
The transmission device under test 700 of this embodiment may be used to implement the technical solution of the method embodiment shown in fig. 3, and the implementation principle and the technical effect are similar, which are not described herein again.
In implementation, the steps of the above method embodiments may be performed by integrated logic circuits of hardware in a processor or instructions in the form of software. The processor may be a general purpose processor, a Digital Signal Processor (DSP), an application-specific integrated circuit (ASIC), a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gate or transistor logic, or discrete hardware components. A general purpose processor may be a microprocessor or the processor may be any conventional processor or the like. The steps of the method disclosed in the embodiments of the present application may be directly implemented by a hardware encoding processor, or implemented by a combination of hardware and software modules in the encoding processor. The software module may be located in ram, flash memory, rom, prom, or eprom, registers, etc. storage media as is well known in the art. The storage medium is located in a memory, and a processor reads information in the memory and completes the steps of the method in combination with hardware of the processor.
The memory referred to in the various embodiments above may be volatile memory or non-volatile memory, or may include both volatile and non-volatile memory. The non-volatile memory may be a read-only memory (ROM), a Programmable ROM (PROM), an Erasable PROM (EPROM), an electrically Erasable EPROM (EEPROM), or a flash memory. Volatile memory can be Random Access Memory (RAM), which acts as external cache memory. By way of example, but not limitation, many forms of RAM are available, such as Static Random Access Memory (SRAM), Dynamic Random Access Memory (DRAM), Synchronous Dynamic Random Access Memory (SDRAM), double data rate SDRAM, enhanced SDRAM, SLDRAM, Synchronous Link DRAM (SLDRAM), and direct rambus RAM (DR RAM). It should be noted that the memory of the systems and methods described herein is intended to comprise, without being limited to, these and any other suitable types of memory.
Those of ordinary skill in the art will appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware or combinations of computer software and electronic hardware. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the implementation. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present application.
It is clear to those skilled in the art that, for convenience and brevity of description, the specific working processes of the above-described systems, apparatuses and units may refer to the corresponding processes in the foregoing method embodiments, and are not described herein again.
In the several embodiments provided in the present application, it should be understood that the disclosed system, apparatus and method may be implemented in other ways. For example, the above-described apparatus embodiments are merely illustrative, and for example, the division of the units is only one logical division, and other divisions may be realized in practice, for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present application may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit.
The functions, if implemented in the form of software functional units and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present application or portions thereof that substantially contribute to the prior art may be embodied in the form of a software product stored in a storage medium and including instructions for causing a computer device (personal computer, server, network device, or the like) to execute all or part of the steps of the method according to the embodiments of the present application. And the aforementioned storage medium includes: various media capable of storing program codes, such as a usb disk, a removable hard disk, a read-only memory (ROM), a Random Access Memory (RAM), a magnetic disk, or an optical disk.
The above description is only for the specific embodiments of the present application, but the scope of the present application is not limited thereto, and any person skilled in the art can easily think of the changes or substitutions within the technical scope of the present application, and shall be covered by the scope of the present application. Therefore, the protection scope of the present application shall be subject to the protection scope of the claims.

Claims (42)

1. A bit error rate test method is applied to a test device and comprises the following steps:
sending a first sequence to a tested transmission device, wherein the first sequence consists of M bits, and the values of N bits in the first sequence are different from the values of N bits in a second sequence; wherein the second sequence consists of the M bits, the N bits of the first sequence correspond to the N bits of the second sequence, M is an integer greater than 1, and N is a positive integer less than M;
acquiring a first bit error rate BER sent by the transmission device to be tested; and obtaining the first bit error rate BER according to the second sequence and a third sequence, wherein the third sequence is a sequence corresponding to the first sequence and received by the transmission device under test, and the first bit error rate BER is used for determining the trustability of the transmission device under test.
2. The method of claim 1, wherein the transmission device under test is determined to be trusted when the first bit error rate BER is greater than or equal to a preset ratio, or wherein the first bit error rate BER is used to instruct the testing device to send the second sequence.
3. The method of claim 2, wherein the preset ratio is equal to a ratio of the N to the M.
4. The method of any of claims 1-3, further comprising, after determining that the transmission device under test is trustworthy:
transmitting the second sequence to the transmission device under test; wherein the second sequence transmitted to the transmission apparatus under test is used to determine a second bit error rate BER, which is used to indicate the bit error rate BER of the transmission apparatus under test.
5. The method according to any of claims 1-4, wherein prior to sending the first sequence to the transmission device under test, further comprising:
acquiring the second sequence;
and acquiring the first sequence according to the second sequence.
6. The method of claim 5, wherein the obtaining the first sequence according to the second sequence comprises:
and changing the values of N bits of the second sequence to obtain the first sequence.
7. The method according to any of claims 2-6, wherein the predetermined ratio is greater than a design target BER of the transmission device under test.
8. A bit error rate test method is characterized in that the method is applied to a tested transmission device and comprises the following steps:
receiving a third sequence, wherein the third sequence is a sequence corresponding to the first sequence sent by the testing device; the first sequence consists of M bits, and the values of N bits in the first sequence are different from the values of N bits in the second sequence; wherein the second sequence consists of the M bits, the N bits of the first sequence correspond to the N bits of the second sequence, M is an integer greater than 1, and N is a positive integer less than M;
acquiring a first bit error rate BER according to the third sequence and the second sequence; wherein the first bit error rate BER is used to determine trustiness of the transmission device under test.
9. The method of claim 8, wherein the transmission device under test is determined to be trusted when the first bit error rate BER is greater than or equal to a predetermined ratio, or wherein the first bit error rate BER is used to instruct the testing device to transmit the second sequence.
10. The method of claim 9, wherein the preset ratio is equal to a ratio of the N to the M.
11. The method according to claim 9 or 10, wherein the predetermined ratio is greater than a design target BER of the transmission device under test.
12. The method according to any one of claims 8-11, wherein obtaining a first bit error rate BER according to the third sequence and the second sequence comprises:
comparing values of corresponding bits of the third sequence and the second sequence to obtain a first count value of bits of the third sequence having different values from the second sequence;
calculating the ratio of the first count value to the M to obtain the first bit error rate BER.
13. The method according to any of claims 8-12, further comprising, after said obtaining the first bit error rate BER:
and sending the first bit error rate BER to the testing device.
14. The method according to any one of claims 8-13, further comprising:
receiving a fourth sequence corresponding to the second sequence sent by the testing device;
and acquiring a second bit error rate BER according to the fourth sequence and the second sequence, wherein the second bit error rate BER is used for indicating the bit error rate BER of the tested transmission device.
15. The method of claim 14, wherein obtaining a second bit error rate BER according to the fourth sequence and the second sequence comprises:
comparing values of corresponding bits of the fourth sequence and the second sequence to obtain a second count value of bits of the fourth sequence with different values compared with the second sequence;
calculating a ratio of the second count value and the M to obtain the second bit error rate BER.
16. A bit error rate testing method, comprising:
the method comprises the steps that a testing device sends a first sequence to a transmission device to be tested, wherein the first sequence consists of M bits, and the values of N bits in the first sequence are different from the values of N bits in a second sequence; wherein the second sequence consists of the M bits, the N bits of the first sequence correspond to the N bits of the second sequence, M is an integer greater than 1, and N is a positive integer less than M;
the tested transmission device obtains a first bit error rate BER according to the second sequence and a received third sequence, wherein the third sequence is a sequence corresponding to the first sequence;
wherein the first bit error rate BER is used to determine trustworthiness of the transmission device under test.
17. The method of claim 16, wherein the measured transmission apparatus is determined to be trusted when the first bit error rate BER is greater than or equal to a predetermined ratio, or wherein the first bit error rate BER is used to instruct the testing apparatus to transmit the second sequence.
18. The method of claim 17, wherein the predetermined ratio is greater than a design target BER of the transmission device under test.
19. The method according to any of claims 16-18, wherein before the testing device sends the first sequence to the transmission device under test, further comprising:
the test device obtains the second sequence;
and the test device acquires the first sequence according to the second sequence.
20. The method of claim 19, wherein the test device obtains the first sequence from the second sequence, comprising:
and the testing device changes the values of the N bits of the second sequence to obtain the first sequence.
21. The method according to any of claims 16-20, wherein the obtaining, by the transmission device under test, a first bit error rate BER from the second sequence and the received third sequence comprises:
the measured transmission device compares the values of the corresponding bits of the third sequence and the second sequence to obtain a first count value of the bits of the third sequence with the values of the second sequence different;
the measured transmission device calculates the ratio of the first counting value and the total bit counting value contained in the second sequence to obtain the first bit error rate BER.
22. The method according to any one of claims 16-21, further comprising:
when the first bit error rate BER is larger than or equal to a preset proportion, the testing device sends the second sequence to the tested transmission device;
the tested transmission device obtains a second bit error rate BER according to the received fourth sequence and the second sequence, wherein the second bit error rate BER is used for indicating the bit error rate BER of the tested transmission device;
wherein the fourth sequence corresponds to the second sequence sent by the transmission device under test.
23. The method of claim 22, wherein the obtaining, by the transmission device under test, a second bit error rate BER according to the received fourth sequence and the second sequence comprises:
the measured transmission device compares the values of the corresponding bits of the fourth sequence and the second sequence to obtain a second count value of the bits of the fourth sequence with different values compared with the second sequence;
the measured transmission device calculates the ratio of the second count value and the total bit count value contained in the second sequence to obtain the second bit error rate BER.
24. A test apparatus, comprising:
a unit configured to send a first sequence to a transmission device under test, where the first sequence is composed of M bits, and values of N bits in the first sequence are different from values of N bits in a second sequence; wherein the second sequence consists of the M bits, the N bits of the first sequence correspond to the N bits of the second sequence, M is an integer greater than 1, and N is a positive integer less than M;
the unit is used for acquiring a first bit error rate BER sent by the transmission device to be tested; and obtaining the first bit error rate BER according to the second sequence and a third sequence, wherein the third sequence is a sequence corresponding to the first sequence and received by the transmission device under test, and the first bit error rate BER is used for determining the trustability of the transmission device under test.
25. The testing apparatus according to claim 24, wherein the transmission-under-test apparatus is determined to be trusted when the first bit error rate BER is greater than or equal to a preset ratio, or the first bit error rate BER is used to instruct the testing apparatus to transmit the second sequence.
26. The testing device of claim 25, wherein the predetermined ratio is equal to a ratio of the N to the M.
27. The test device of any one of claims 24-26, further comprising:
means for transmitting the second sequence to the transmission under test; wherein the second sequence sent by the unit for sending the second sequence to the transmission apparatus under test is used for determining a second bit error rate BER, and the second bit error rate BER is used for indicating the bit error rate BER of the transmission apparatus under test.
28. The test device of any one of claims 24-27, further comprising:
means for obtaining the second sequence;
means for obtaining the first sequence according to the second sequence.
29. The testing device according to claim 28, wherein the means for obtaining the first sequence from the second sequence is specifically configured to:
and changing the values of N bits of the second sequence to obtain the first sequence.
30. A test device as claimed in any one of claims 25 to 29, wherein the predetermined proportion is greater than a design target BER of the transmission device under test.
31. A transmission device under test, comprising:
means for receiving a third sequence, the third sequence being a sequence corresponding to the first sequence sent by the test device; the first sequence consists of M bits, and the values of N bits in the first sequence are different from the values of N bits in the second sequence; wherein the second sequence consists of the M bits, the N bits of the first sequence correspond to the N bits of the second sequence, M is an integer greater than 1, and N is a positive integer less than M;
a unit configured to obtain a first bit error rate BER according to the third sequence and the second sequence; wherein the first bit error rate BER is used to determine trustiness of the transmission device under test.
32. The transmission apparatus under test as claimed in claim 31, wherein the transmission apparatus under test is determined to be trusted when the first BER is greater than or equal to a predetermined ratio, or the first BER is used to instruct the testing apparatus to transmit the second sequence.
33. The transmission under test of claim 32, wherein the predetermined ratio is equal to a ratio of the N to the M.
34. The transmission apparatus as claimed in claim 32 or 33, wherein the predetermined ratio is greater than a design target BER of the transmission apparatus under test.
35. The measured transmission apparatus according to any of claims 31 to 34, wherein the means for obtaining the first bit error rate BER according to the third sequence and the second sequence is specifically configured to:
comparing values of corresponding bits of the third sequence and the second sequence to obtain a first count value of bits of the third sequence with different values of the second sequence;
calculating the ratio of the first count value to the M to obtain the first bit error rate BER.
36. The device under test as defined in any one of claims 31-35, further comprising:
means for transmitting the first bit error rate BER to the testing apparatus.
37. The device under test as defined in any one of claims 31-36, further comprising:
means for receiving a fourth sequence, the fourth sequence corresponding to the second sequence sent by the test device;
means for obtaining a second bit error rate BER according to the fourth sequence and the second sequence, the second bit error rate BER being indicative of a bit error rate BER of the transmission apparatus under test.
38. The measured transmission apparatus according to claim 37, wherein the means for obtaining a second bit error rate BER according to the fourth sequence and the second sequence is specifically configured to:
comparing values of corresponding bits of the fourth sequence and the second sequence to obtain a second count value of bits of the fourth sequence with different values compared with the second sequence;
and calculating the ratio of the second counting value to the M to obtain the second bit error rate BER.
39. A bit error rate test system comprising a test apparatus implementing the method according to any one of claims 1 to 7 and a transmission apparatus under test implementing the method according to any one of claims 8 to 15; or comprising a test device according to any of claims 24-30 and a transmission device under test according to any of claims 31-38.
40. An electronic device, comprising:
one or more processors;
a memory for storing one or more programs;
the one or more programs, when executed by the one or more processors, implement the method of any of claims 1-7; or, implementing a method according to any of claims 8-15.
41. A transmission chip, comprising:
one or more processors;
a memory for storing one or more programs;
the one or more programs, when executed by the one or more processors, implement the method of any of claims 1-7; or, implementing a method according to any of claims 8-15.
42. A computer-readable storage medium, having stored thereon a computer program which, when executed, implements the method of any one of claims 1-7; or, implementing a method according to any of claims 8-15.
CN202210194757.3A 2021-01-08 2021-01-08 Bit error rate testing method and device Pending CN114760014A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210194757.3A CN114760014A (en) 2021-01-08 2021-01-08 Bit error rate testing method and device

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
PCT/CN2021/070959 WO2022147794A1 (en) 2021-01-08 2021-01-08 Bit error rate testing method and apparatus
CN202210194757.3A CN114760014A (en) 2021-01-08 2021-01-08 Bit error rate testing method and device
CN202180000407.2A CN112805950B (en) 2021-01-08 2021-01-08 Bit error rate testing method and device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN202180000407.2A Division CN112805950B (en) 2021-01-08 2021-01-08 Bit error rate testing method and device

Publications (1)

Publication Number Publication Date
CN114760014A true CN114760014A (en) 2022-07-15

Family

ID=75811475

Family Applications (2)

Application Number Title Priority Date Filing Date
CN202210194757.3A Pending CN114760014A (en) 2021-01-08 2021-01-08 Bit error rate testing method and device
CN202180000407.2A Active CN112805950B (en) 2021-01-08 2021-01-08 Bit error rate testing method and device

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN202180000407.2A Active CN112805950B (en) 2021-01-08 2021-01-08 Bit error rate testing method and device

Country Status (2)

Country Link
CN (2) CN114760014A (en)
WO (1) WO2022147794A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023092408A1 (en) * 2021-11-25 2023-06-01 华为技术有限公司 Communication method, apparatus and system

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI106834B (en) * 1998-06-03 2001-04-12 Nokia Mobile Phones Ltd Method and arrangement for testing the functionality of the data channels in a radio device
FI990690A (en) * 1999-03-29 2000-09-30 Nokia Mobile Phones Ltd Method and arrangement for testing the functionality of data transmission in a radio
KR100356507B1 (en) * 2000-11-27 2002-10-18 엘지전자 주식회사 Bit error rate examination apparatus and method for dsrc intelligent transport system
US6973600B2 (en) * 2002-02-01 2005-12-06 Adc Dsl Systems, Inc. Bit error rate tester
CN100417062C (en) * 2004-07-27 2008-09-03 中兴通讯股份有限公司 Method and device for detecting error code in wireless digital communication system
US7899642B2 (en) * 2005-07-12 2011-03-01 Nokia Corporation Optimized RFID/NFC BER testing
CN101500253B (en) * 2008-01-29 2014-09-17 大唐移动通信设备有限公司 Test system and method for base station uplink transmission channel performance
CN100589586C (en) * 2008-04-09 2010-02-10 北京航空航天大学 A kind of digital television broadcasting acceptance test method and device thereof
CN101304290B (en) * 2008-06-13 2011-09-14 华为技术有限公司 Method, system and apparatus for testing radio frequency index
CN201515375U (en) * 2008-12-12 2010-06-23 北京创毅视讯科技有限公司 Bit error rate tester and mobile multimedia broadcasting terminal
CN101478367A (en) * 2008-12-12 2009-07-08 北京创毅视讯科技有限公司 Error bit rate test method, apparatus and mobile multimedia broadcast terminal
TWI391684B (en) * 2009-03-20 2013-04-01 King Yuan Electronics Co Ltd Method and apparatus for improving yield ratio of testing
CN106027172B (en) * 2016-04-22 2021-05-04 北京联盛德微电子有限责任公司 Method and device for testing receiver chip
CN106603171B (en) * 2017-02-21 2020-06-09 中国联合网络通信集团有限公司 Method and equipment for testing bit error rate of terminal receiver
CN111385022B (en) * 2018-12-29 2022-02-25 深圳市海思半导体有限公司 Error code detection method and related equipment

Also Published As

Publication number Publication date
CN112805950B (en) 2022-03-08
CN112805950A (en) 2021-05-14
WO2022147794A1 (en) 2022-07-14

Similar Documents

Publication Publication Date Title
US11303661B2 (en) System and method for detection and prevention of attacks on in-vehicle networks
US10567123B2 (en) Methods, systems and computer readable media for evaluating link or component quality using synthetic forward error correction (FEC)
US20070258383A1 (en) Packet Loss Measurement Device and Error Rate Measurement Device Using the Same
US9838293B2 (en) Throughput test method and apparatus
CN112805950B (en) Bit error rate testing method and device
US11694489B2 (en) Message monitoring system, message transmission electronic control unit, and monitoring electronic control unit
CN113645145A (en) Load balancing method and device, network equipment and computer readable storage medium
US10897416B2 (en) Network band measurement device, system, method, and program
US11606282B2 (en) Method and device for detecting network reliability
CN112448921B (en) Method and device for detecting rear door
CN111026579B (en) Verification method and device for data error detection capability, terminal equipment and medium
US9742706B2 (en) Method for setting capacity of buffer
CN114629826A (en) Network maximum bandwidth estimation method and device, electronic equipment and storage medium
CN106559204A (en) A kind of collocation method and device of pilot tone
CN111492711A (en) Method for measurement, network equipment and terminal equipment
CN113630282B (en) Method and device for detecting server state
CN116192696B (en) Method, device and storage medium for traffic congestion prevention configuration
JPS63108828A (en) Monitoring method for digital line
CN115706642B (en) CSI-IM resource allocation method and CRI calculation method
CN114268412B (en) Vehicle communication method, device, storage medium and equipment
CN109756353B (en) Method and device for determining link, path and network capacity
CN106612278A (en) Data legality verification method and system
CN109089284B (en) Data transmission method and device, electronic equipment and storage medium
CN115640244A (en) Multi-path universal asynchronous receiving and transmitting transmitter and transmission method thereof
CN115589376A (en) Time delay measuring method and device and communication equipment

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination