CN114690485A - Display panel and manufacturing method thereof - Google Patents
Display panel and manufacturing method thereof Download PDFInfo
- Publication number
- CN114690485A CN114690485A CN202210368103.8A CN202210368103A CN114690485A CN 114690485 A CN114690485 A CN 114690485A CN 202210368103 A CN202210368103 A CN 202210368103A CN 114690485 A CN114690485 A CN 114690485A
- Authority
- CN
- China
- Prior art keywords
- layer
- alignment film
- electrode
- substrate
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1337—Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers
- G02F1/133711—Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers by organic films, e.g. polymeric films
- G02F1/133723—Polyimide, polyamide-imide
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1339—Gaskets; Spacers; Sealing of cells
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
- G02F1/134327—Segmented, e.g. alpha numeric display
Abstract
The invention provides a display panel and a manufacturing method thereof, wherein the display panel comprises: the first substrate is provided with a first alignment film coating area, a first diffusion area and a frame glue coating area, and further comprises a substrate and a conducting layer positioned on the substrate; the first alignment film layer is positioned in the first alignment film coating area; a first electrode positioned at the first interval; the first electrode is used for heating the first alignment film layer to solidify the first alignment film layer and prevent the material of the first alignment film layer from diffusing to the frame glue coating area, and the first electrode and the conducting layer are arranged on the same layer. The first alignment film layer is heated by the first electrode to be cured, so that the material of the first alignment film layer is prevented from being diffused to the frame glue coating area, and the yield and the reliability of the panel are improved. Therefore, the first electrode and the conducting layer are arranged on the same layer, and the process steps and the production cost are reduced.
Description
[ technical field ] A method for producing a semiconductor device
The invention relates to the technical field of display, in particular to a display panel and a manufacturing method thereof.
[ background of the invention ]
Liquid Crystal Display (LCD) panels are widely used in various electronic devices, such as mobile phones, tablet computers, digital cameras, computers or notebook computers. The conventional liquid crystal display panel generally includes upper and lower substrates and a liquid crystal layer interposed between the upper and lower substrates.
In a liquid crystal display panel, in order to allow liquid crystal to fall down in quick response to an electric field, an alignment film is formed using a Polyimide (PI) film to align the liquid crystal. After coating the PI, the PI is subjected to a heat curing reaction to form a PI alignment film. In this process, the PI may flow into the sealant coating region to affect the subsequent panel bonding. At present, the conventional method for preventing PI from flowing into the frame glue coating area adopts a retaining wall design, but the PI diffusion can flow back when meeting the retaining wall, so that the PI alignment film thickness at the edge of the display area is uneven, and the peripheral Mura flaw is caused.
Therefore, the prior art has defects and needs to be improved and developed.
[ summary of the invention ]
The invention provides a display panel and a manufacturing method thereof, which are used for improving the process of forming an alignment film layer, thereby improving the yield and the reliability of the panel.
In order to solve the above problems, the present invention provides a display panel including: the first substrate is provided with a first alignment film coating area, a first diffusion area and a frame glue coating area, and further comprises a substrate and a conducting layer positioned on the substrate; the first alignment film layer is positioned in the first alignment film coating area; a first electrode positioned at the first interval; the first electrode is used for heating the first alignment film layer to solidify the first alignment film layer and prevent the material of the first alignment film layer from diffusing to the frame glue coating area, and the first electrode and the conducting layer are arranged on the same layer.
The first substrate further comprises a common electrode layer, a gate layer, an insulating layer, a semiconductor layer, a metal electrode layer, a protective layer and a transparent electrode layer which are sequentially arranged on the substrate, and the conductive layer comprises the common electrode layer, the gate layer, the metal electrode layer or the transparent electrode layer.
The first electrode comprises a plurality of sections of first sub-electrodes, and the plurality of sections of first sub-electrodes are respectively positioned on at least two sides of the four sides of the first diffusion region.
The first electrode comprises four sections of first sub-electrodes, and the four sections of first sub-electrodes are respectively positioned on four sides of the first diffusion region.
Wherein, the display panel still includes:
the first substrate is provided with a first alignment film coating area, a first diffusion area and a frame glue laminating area;
the second alignment film layer is positioned in the second alignment film coating area;
a second electrode located in the second diffusion region;
the second electrode is used for heating the second alignment film layer to solidify the second alignment film layer and prevent the material of the second alignment film layer from diffusing to the frame glue attaching area.
The first alignment film layer comprises a Halo area, and the distance between the first electrode and the junction of the first diffusion area and the first alignment film coating area is greater than the width of the Halo area.
In order to solve the above problems, the present invention provides a method for manufacturing a display panel, including: providing a first substrate, wherein the first substrate is provided with a first alignment film coating area, a first diffusion area and a frame glue coating area; forming at least one first electrode on the first diffusion region; coating a first alignment film material on the first alignment film coating area to form a first alignment film layer; the step of providing the first substrate includes providing a substrate and forming a conductive layer on the substrate, the first electrode and the conductive layer are formed through the same mask, and the first electrode is used for heating the first alignment film material to cure the first alignment film material and prevent the first alignment film material from diffusing to the frame glue coating area.
The step of providing the first substrate further includes sequentially forming a common electrode layer, a gate layer, an insulating layer, a semiconductor layer, a metal electrode layer, a protective layer, and a transparent electrode layer on the substrate, wherein the conductive layer includes the common electrode layer, the gate layer, the metal electrode layer, or the transparent electrode layer.
The manufacturing method of the display panel further comprises the following steps:
providing a second substrate, wherein the second substrate is provided with a second alignment film coating area, a second diffusion area and a frame glue laminating area;
forming at least one second electrode on the second diffusion region;
coating a second alignment film material on the second alignment film coating area to form a second alignment film layer;
the electrode is used for heating the second alignment film material to solidify the second alignment film material and prevent the second alignment film material from diffusing to the frame glue attaching area.
The step of forming the second electrode includes forming a plurality of segments of second sub-electrodes, wherein the plurality of segments of second sub-electrodes are respectively located on at least two sides of the four sides of the second diffusion region.
The invention has the beneficial effects that: different from the prior art, the invention provides a display panel and a manufacturing method thereof, wherein the display panel comprises: the first substrate is provided with a first alignment film coating area, a first diffusion area and a frame glue coating area, and further comprises a substrate and a conducting layer positioned on the substrate; the first alignment film layer is positioned in the first alignment film coating area; a first electrode positioned at the first interval; the first electrode is used for heating the first alignment film layer to solidify the first alignment film layer and prevent the material of the first alignment film layer from diffusing to the frame glue coating area, and the first electrode and the conducting layer are arranged on the same layer. The first alignment film layer is heated by the first electrode to be cured, so that the material of the first alignment film layer is prevented from being diffused to the frame glue coating area, and the yield and the reliability of the panel are improved. Therefore, the first electrode and the conducting layer are arranged in the same layer, and the process steps and the production cost are reduced.
[ description of the drawings ]
Fig. 1 is a schematic structural diagram of a display panel provided in an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a display panel provided in the prior art;
fig. 3 is a schematic cross-sectional view of a display panel according to a first embodiment of the invention;
fig. 4 is a schematic cross-sectional view of a display panel according to a second embodiment of the invention;
fig. 5 is a schematic cross-sectional view of a display panel according to a third embodiment of the invention;
fig. 6 is a schematic cross-sectional view of a display panel according to a fourth embodiment of the invention;
fig. 7 is a schematic flow chart illustrating a manufacturing method of a display panel according to an embodiment of the present invention.
[ detailed description ] A
The invention is described in further detail below with reference to the figures and examples. It is to be noted that the following examples are only illustrative of the present invention, and do not limit the scope of the present invention. Likewise, the following examples are only some but not all examples of the present invention, and all other examples obtained by those skilled in the art without any inventive step are within the scope of the present invention.
Furthermore, the terms first, second, third, etc. as used herein may be used to describe various elements, but these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first species can be termed a second species, and, similarly, a second species can be termed a first species, without departing from the scope of the present application. Accordingly, the terminology used is for the purpose of describing and understanding the invention and is not intended to be limiting of the invention. In the various figures, elements of similar structure are identified by the same reference numerals. For purposes of clarity, the various features in the drawings are not necessarily drawn to scale. Moreover, some well-known elements may not be shown in the figures.
In addition, in the various figures, elements of similar structure are identified by the same reference numerals. When an element is described as being "connected to" another element, it can be directly "connected" to the other element or indirectly "connected" to the other element through an intermediate element.
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is further described in detail below with reference to the accompanying drawings.
As shown in fig. 1, the present invention provides a display panel including: the display device comprises a first substrate, a second substrate and a third substrate, wherein the first substrate is provided with a first alignment film coating area A1, a first diffusion area A2 and a frame glue coating area A3, and the first substrate further comprises a substrate 110 and a conducting layer positioned on the substrate 110; the first alignment film layer 111 located in the first alignment film coating region a 1; a first electrode 112 located at the first diffusion region a 2; the first electrode 112 is used for heating the first alignment film layer 111 to cure the first alignment film layer 111, and prevent the material of the first alignment film layer 111 from diffusing to the sealant coating region a3, and the first electrode 112 and the conductive layer are disposed in the same layer.
As shown in fig. 1, the first substrate further has a frame adhesive layer 113, and the first substrate and a second substrate formed later are bonded by the frame adhesive layer 113.
Specifically, in general, a liquid crystal display panel may include an array substrate (TFT substrate), a color filter substrate (CF substrate), and a liquid crystal layer between the array substrate and the color filter substrate. The first substrate may be an array substrate. As shown in fig. 1, the first substrate has a first alignment film coating region a1, a first diffusion region a2, and a sealant coating region A3. Here, the first alignment film coating region a1 may be a region for coating an alignment film, which may also be referred to as a display region (AA). The sealant coating area A3 may be an area for coating sealant later, and is used for bonding the first substrate and a second substrate formed later by coating sealant in the sealant coating area A3.
Specifically, in the liquid crystal display panel, in order to allow the liquid crystal to be tilted in quick response to an electric field, an alignment film is formed using Polyimide (PI) to align the liquid crystal. After coating the PI, the PI is subjected to a heat curing reaction to form a PI alignment film. In this process, the PI may flow into the sealant coating region a3 to affect the subsequent panel lamination. When the first alignment film material is coated on the first alignment film coating region a1, the first alignment film material may diffuse toward the first diffusion region a2 and the sealant coating region A3 due to the fluidity of the first alignment film material. In order to improve the adhesion between the sealant of the lcd panel and the first substrate, and to improve the peeling resistance and moisture permeability resistance, the PI coating is often designed to be non-overlapping (the first alignment film layer 111/PI is not in contact with the sealant) under the premise that the design margin (margin) of the border (border) of the first substrate is ensured, so as to avoid the first alignment film layer 111 and the sealant from contacting, thereby avoiding the performance degradation. Based on this, a first diffusion region a2 is disposed between the first alignment film coating region a1 and the sealant coating region A3, and the first alignment film coating region a1 and the sealant coating region A3 are separated by the first diffusion region a2, so as to prevent the first alignment film material coated on the first alignment film coating region a1 from flowing into the sealant coating region A3.
However, due to the design of the peripheral circuit trace on the first substrate, the topography is uneven, after PI coating, the edge PI tends to spread outward along the peripheral circuit trace, and the PI linearity is poor. In an area with poor terrain, the PI and the sealant can partially contact, and it is difficult to completely meet the requirement that the first alignment film material does not flow into the sealant coating area a3 (i.e., the PI and the sealant do not contact, which is not overlapping).
Specifically, the conventional method for preventing PI from flowing into the sealant coating area a3 adopts a retaining wall design, but PI diffusion may cause backflow due to the retaining wall, which may cause uneven PI alignment film thickness at the edge of the display area, resulting in peripheral Mura defects. In addition, the design of the retaining wall not only needs to additionally provide a mask (also called as a photomask), but also often causes PI accumulation at the position of the retaining wall, which leads to serious PI Halo regions, peripheral Mura is not easy to control, and free switching between overlay (PI and frame adhesive contact) and non-overlay can not be realized for the same type of products.
Based on this, in the embodiment of the present invention, by disposing at least one first electrode 112 in the first diffusion region a2 of the first substrate, when the first alignment material is coated on the first substrate to form the first alignment film layer 111, the first electrode 112 heats the first alignment film layer 111 to cure the first alignment film layer 111, so as to prevent the material of the first alignment film layer 111 from diffusing to the sealant coating region A3, avoid reducing the sealant adhesion force due to the contact between PI and the sealant, and improve the resistance to peeling and moisture permeation. Meanwhile, due to the design of the peripheral circuit traces on the first substrate, the first electrode 112 layer can be formed simultaneously with the conductive layer in the peripheral circuit, so as to reduce the process steps and the production cost.
In addition, since the first electrode 112 is located in the first diffusion region a2, that is, the first electrode 112 is located in the non-display region, there is no influence on the pixel region of the display panel and the capacitance characteristics of the Thin Film Transistor (TFT). The base 110 may include a substrate or a substrate and one or more thin films on the substrate, and is not particularly limited. Wherein, the substrate can be a glass substrate. Wherein, one or more layers of the film can be a conductive film and/or a functional film.
The first electrode 112 includes a plurality of segments of first sub-electrodes respectively located on at least two sides of the four sides of the first diffusion area a 2.
Referring to fig. 1, the first electrode 112 may be designed to be multi-segment, and each segment of the electrode is selectively conducted to heat, for example, the first electrode 112 may include a plurality of segments of first sub-electrodes, and the plurality of segments of first sub-electrodes are respectively located on at least two sides of the four sides of the first diffusion area a 2. One or more sub-electrodes are selectively conducted by adopting multiple sections of first sub-electrodes to heat the local area of the first alignment film layer 111, so that free switching of products with requirements of full overlap or non-overlap or semi-overlap is realized, and different customers or product specifications are met.
The first electrode 112 includes four segments of first sub-electrodes, which are respectively located on four sides of the first diffusion area a 2.
As shown in fig. 1, the first electrode 112 may be designed in multiple segments, and each segment of the electrode is selectively conducted to heat, for example, the first electrode 112 includes four segments of first sub-electrodes (not shown) respectively located on four sides of the first diffusion area a 2. For example, the four segments of first sub-electrodes may be a first sub-electrode 1121 positioned at a DP side (Data Pad), a first sub-electrode 1122 positioned at a DPO side (Data Pad option), a first sub-electrode 1123 positioned at a GPL side (Gate Pad Left), and a first sub-electrode 1124 positioned at a GPR side (Gate Pad Right).
Wherein, the four segments of the first sub-electrodes can selectively heat one or more sides of the first alignment film layer 111, for example, when the first sub-electrode on the DP side (Data Pad) is turned on, the coated first alignment film material is heated by the first sub-electrode 1121 on the DP side (Data Pad) of the display panel, so as to cure the first alignment film layer 111 on the upper side of the first alignment film coating region a1, such that the first alignment film material does not flow into the sealant coating region A3 on the upper side of the display panel through the first diffusion region a2, therefore, a non-overlap is formed on one side above the display panel (i.e., the first alignment film material is not in contact with the sealant), and since the first sub-electrode is not turned on and heated on the other three sides, the first alignment film material easily flows into the sealant coating region A3 on the other three sides through the first diffusion region a2, so that an overlap is formed on the other three sides of the display panel (i.e., the first alignment film material is in contact with the sealant). The full overlap or non-overlap or semi-overlap requirement product can be freely switched by selectively conducting each section of electrode, so as to meet different customers or product specifications. One or more first sub-electrodes are selectively conducted by adopting four sections of first sub-electrodes, so that local area heating is performed on one side or multiple sides of the first alignment film layer 111, and free switching of products with full overlap or non-overlap or semi-overlap requirements is realized, so that different customers or product specifications are met.
In addition, the first electrode 112 may be conducted by disposing a Test Pad in a peripheral region of the first substrate (e.g., an outer region of the sealant coating area a 3) through a routing design, and adding a Test probe through a coater or buffer to achieve the conduction of the first electrode 112. A temperature control unit may be further disposed on the first electrode 112 to realize real-time monitoring of the temperature of each segment of the first electrode 112.
In addition, the first alignment film layer 111 is heated by the first electrode 112 to cure the first alignment film layer 111, so that the scheme of preventing the material of the first alignment film layer 111 from diffusing to the sealant coating region a3 can be applied to other scenes and products. For example, the solution of the embodiment of the present invention can also be used when coating other flowable materials than PI. For example, the scheme of the embodiment of the invention can also be suitable for coating other film layers in products such as TFT-LCD or OLED.
The first alignment film layer 111 includes a Halo region a4, and a distance L1 from the first electrode 112 to the first alignment film coating region a1 is greater than or equal to a width L2 of the Halo region.
Specifically, as shown in fig. 2, a schematic structural diagram of a display panel provided in the prior art is provided. As shown in fig. 2, the first substrate has a first alignment layer coating region a1, a first diffusion region a2, and a sealant coating region A3, and the first substrate does not have a heating electrode, and since the first substrate does not have a heating electrode, when the alignment layer material is coated on the first alignment layer 111 coating region, in the process, the alignment layer material may flow into the sealant coating region A3 to affect the subsequent panel bonding.
Specifically, during the preparation of the first alignment film layer 111, when the flowing first alignment film material is coated on the first substrate, due to the action of tension, the edge portion of the flowing first alignment film material automatically forms an arc shape which inclines outward and downward, and the thickness of the flowing first alignment film material becomes thinner than that of other positions, so that during the subsequent curing process, the curing speed of the first alignment film material at the edge portion is faster, and after the first alignment film material at the edge portion is cured, the first alignment film material at the position is decreased, so that the first alignment film material near the edge portion continuously flows to the edge portion, so that after the final curing is completed, a region with uneven thickness (the edge portion is thicker and the edge portion is thinner) is formed at the edge portion of the first alignment film layer 111, and the region is called a Halo region a4 (also called a Haro region), and the width of the region is usually between 0.5mm and 2 mm.
Specifically, the thickness of the first alignment film layer 111 at the Halo region a4 is not uniform, and thus, it cannot be used for display, and cannot be located in the display region. Therefore, the distance from the outer edge of the first alignment film layer 111 to the display region must be greater than or equal to the width of the Halo region a 4. Based on this, the distance L1 from the first electrode 112 to the first alignment film coating region a1 is greater than or equal to the width L2 of the Halo region a4, so as to ensure that the display of the display region is not affected by the PI Halo region a 4.
The first substrate further includes a common electrode layer 120, a gate layer 130, an insulating layer 140, a semiconductor layer 150, a metal electrode layer 160, a protective layer 170, and a transparent electrode layer 180, which are sequentially disposed on the substrate 110, and the conductive layer includes the common electrode layer 120, the gate layer 130, the metal electrode layer 160, or the transparent electrode layer 180.
Specifically, as can be seen from the foregoing, the first substrate further has a design of peripheral circuit traces, for example, at least one thin film transistor is further disposed on the first substrate. Generally, a thin film transistor is located in the display region of the first substrate, and the thin film transistor includes a substrate 110, and a common electrode layer 120, a gate layer 130, an insulating layer 140, a semiconductor layer 150, a metal electrode layer 160, a protective layer 170, and a transparent electrode layer 180, which are sequentially located on the substrate 110. In the thin film transistor, the conductive layer may be the common electrode layer 120, the gate electrode layer 130, the metal electrode layer 160, or the transparent electrode layer 180. By arranging the first electrode 112 and the conductive layer in the same layer, the first electrode 112 layer is formed while the conductive layer is formed, so that the process steps and the production cost are reduced while an additional photomask is not required. The conductive layer may be the common electrode layer 120, the gate layer 130, the metal electrode layer 160, or the transparent electrode layer 180.
Fig. 3 is a schematic structural diagram of a display panel according to a first embodiment of the invention, wherein fig. 3 is a schematic cross-sectional structure taken along line C1-C1 in fig. 1. As shown in fig. 3, the display panel includes: the first substrate is provided with a first alignment film coating area A1, a first diffusion area A2 and a sealant coating area A3, and comprises a common electrode layer 120, a gate layer 130, an insulating layer 140, a semiconductor layer 150, a metal electrode layer 160, a protective layer 170 and a transparent electrode layer 180 which are sequentially arranged on a substrate 110; the first alignment film layer 111 located in the first alignment film coating region a 1; a first electrode 112 located at the first diffusion region a 2; the transparent electrode layer 180 and the conductive layer are disposed in the same layer.
Specifically, the transparent electrode layer 180 may be a layer of a transparent metal oxide material, such as Indium Tin Oxide (ITO) or Indium Gallium Zinc Oxide (IGZO). In the first embodiment of the present application, the first electrode 112 and the transparent electrode layer 180 are disposed in the same layer, so that the process of forming the first alignment film layer 111 is improved, and the process steps and the production cost are reduced.
Fig. 4 is a schematic structural diagram of a display panel according to a second embodiment of the present invention, wherein fig. 4 is a schematic cross-sectional structure taken along line C1-C1 in fig. 1. As shown in fig. 4, the display panel includes: the first substrate is provided with a first alignment film coating area A1, a first diffusion area A2 and a sealant coating area A3, and comprises a common electrode layer 120, a gate layer 130, an insulating layer 140, a semiconductor layer 150, a metal electrode layer 160, a protective layer 170 and a transparent electrode layer 180 which are sequentially arranged on a substrate 110; a first alignment film layer 111 (not shown) located in the first alignment film coating region a 1; a first electrode 112 located at the first diffusion region a 2; the metal electrode layer 160 and the conductive layer are disposed in the same layer.
Specifically, the metal electrode layer 160 may be a source and drain electrode layer in a thin film transistor, for example, a source electrode layer (not shown in the drawings) on the left side and a drain electrode layer (not shown in the drawings) on the right side. The material of the metal electrode layer 160 may be a metal conductive material, such as tungsten, copper, or aluminum. In the second embodiment of the present application, the first electrode 112 and the metal electrode layer 160 are disposed in the same layer, so that the process of forming the first alignment film layer 111 is improved, and the process steps and the production cost are reduced.
Fig. 5 is a schematic structural view of a display panel according to a third embodiment of the present invention, wherein fig. 5 is a schematic sectional view taken along line C1-C1 in fig. 1. As shown in fig. 5, the display panel includes: the first substrate is provided with a first alignment film coating area A1, a first diffusion area A2 and a sealant coating area A3, and comprises a common electrode layer 120, a gate layer 130, an insulating layer 140, a semiconductor layer 150, a metal electrode layer 160, a protective layer 170 and a transparent electrode layer 180 which are sequentially arranged on a substrate 110; the first alignment film layer 111 located in the first alignment film coating region a 1; a first electrode 112 located at the first diffusion region a 2; the gate layer 130 and the conductive layer are disposed in the same layer.
Specifically, the Gate layer 130(Gate layer) may be a control Gate in a thin film transistor, and the material of the Gate layer 130 may be a conductive material, such as polysilicon, amorphous silicon, tungsten, copper, aluminum, or the like. In the third embodiment of the present application, by using the first electrode 112 and the gate layer 130 disposed in the same layer, the process of forming the first alignment film layer 111 is improved, and the process steps and the production cost are reduced.
Fig. 6 is a schematic structural diagram of a display panel according to a fourth embodiment of the disclosure, wherein fig. 6 is a schematic cross-sectional structure taken along line C1-C1 in fig. 1. As shown in fig. 6, the display panel includes: a first substrate having a first alignment film coating region a1, a first diffusion region a2, and a sealant coating region A3, wherein the first substrate includes a common electrode layer 120, a gate layer 130, an insulating layer 140, a semiconductor layer 150, a metal electrode layer 160, a protective layer 170, and a transparent electrode layer 180, which are sequentially disposed on a substrate 110; the first alignment film layer 111 located in the first alignment film coating region a 1; a first electrode 112 located at the first diffusion region a 2; the common electrode layer 120 and the conductive layer are disposed in the same layer.
Specifically, the common electrode layer 120(common electrode layer), the material of the common electrode layer 120 may be a transparent conductive material, such as ITO or IGZO. In the fourth embodiment of the present application, the first electrode 112 and the common electrode layer 120 are disposed in the same layer, so that the process of forming the first alignment film layer 111 is improved, and the process steps and the production cost are reduced.
Wherein, the display panel still includes:
the second substrate is provided with a second alignment film coating area, a second diffusion area and a frame glue laminating area;
the second alignment film layer is positioned in the second alignment film coating area;
a second electrode located in the second diffusion region;
the second electrode is used for heating the second alignment film layer to solidify the second alignment film layer and prevent the material of the second alignment film layer from diffusing to the frame glue attaching area.
Specifically, as can be seen from the foregoing, the liquid crystal display panel may include an array substrate, a color filter substrate, and a liquid crystal layer located between the array substrate and the color filter substrate. The display panel may further include a second substrate (not shown in the drawings), and the second substrate may be a color filter substrate (CF substrate). After the first substrate and the second substrate are formed, alignment films are respectively coated on the first substrate and the second substrate, frame glue is coated on the first substrate, and the frame glue is coated in the frame glue coating area A3 for bonding the first substrate and the second substrate formed subsequently. The second substrate comprises a second alignment film layer positioned in the second alignment film coating area, the second alignment film layer is heated through a second electrode on the second substrate to be solidified, the material of the second alignment film layer is prevented from being diffused to the frame glue attaching area, the material of the second alignment film layer is prevented from contacting with the frame glue of the frame glue attaching area, and the yield and the reliability of the panel are further improved.
The second electrode comprises a plurality of sections of second sub-electrodes, and the plurality of sections of second sub-electrodes are respectively positioned on at least two sides of the four sides of the second diffusion region.
Specifically, the second electrode (not shown in the figures) may be designed to have multiple sections, and the sections of the electrode are respectively conducted for heating by selectively conducting the sections of the electrode. For example, the second electrode includes a plurality of segments of second sub-electrodes respectively located on at least two of the four sides of the second diffusion region. One or more second sub-electrodes are selectively conducted by adopting multiple sections of second sub-electrodes to heat a local area of the second alignment film layer, so that free switching of products with full overlap or non-overlap or semi-overlap requirements is realized, and different customers or product specifications are met.
The second electrode comprises four sections of second sub-electrodes, and the four sections of second sub-electrodes are respectively positioned on four sides of the second diffusion region.
Specifically, the second electrode may be designed to have multiple segments, for example, the second electrode includes four segments of second sub-electrodes, and the four segments of second sub-electrodes are respectively located on four sides of the second diffusion region. One or more second sub-electrodes are selectively conducted by adopting four sections of second sub-electrodes, so that local area heating is carried out on one side or multiple sides of the second alignment film layer, and free switching of products with full overlap or non-overlap or semi-overlap requirements is realized, so that different customers or product specifications are met.
In addition, the second electrode may be conducted in a manner that a Test Pad (Test Pad) is disposed in a peripheral area of the second substrate (for example, outside the frame adhesive bonding area) through a routing design, a Test probe is additionally disposed through a coating machine or a buffer machine to implement conduction of the second electrode, and a temperature control unit may be further disposed on the second electrode to implement real-time monitoring of the temperature of each section of the first electrode 112.
Based on the display panel described in the above embodiment of the present invention, the present invention further provides a manufacturing method of a display panel, and a specific flow is shown in fig. 7, where the method includes:
s101, a step: providing a first substrate, wherein the first substrate is provided with a first alignment film coating area A1, a first diffusion area A2 and a frame glue coating area A3;
s102, a step: forming at least one first electrode 112 on the first diffusion area a 2;
s103, a step: coating a first alignment film material on the first alignment film coating area a1 to form a first alignment film layer 111; the step of providing the first substrate includes providing a substrate 110 and forming a conductive layer on the substrate 110, where the first electrode 112 and the conductive layer are formed through the same mask, and the first electrode 112 is used to heat the first alignment film material to cure the first alignment film material, so as to prevent the first alignment film material from diffusing to the sealant coating region a 3.
Fig. 1 shows the structure formed after steps S101 to S103, including: the display device comprises a first substrate, a second substrate and a third substrate, wherein the first substrate is provided with a first alignment film coating area A1, a first diffusion area A2 and a frame glue coating area A3, and the first substrate further comprises a substrate 110 and a conducting layer positioned on the substrate 110; the first alignment film layer 111 located in the first alignment film coating region a 1; a first electrode 112 positioned at the first interval; wherein the first electrode 112 is arranged in the same layer as the conductive layer (not shown in the figure).
As can be seen from the foregoing, in general, a liquid crystal display panel may include an array substrate, a color filter substrate, and a liquid crystal layer disposed between the array substrate and the color filter substrate. In a liquid crystal display panel, in order to allow liquid crystal to fall down in quick response to an electric field, an alignment film is formed using a Polyimide (PI) film to align the liquid crystal. After coating the PI, the PI is subjected to a heat curing reaction to form a PI alignment film. In this process, the PI may flow into the sealant coating region a3 to affect the subsequent panel lamination.
Specifically, when the first substrate is provided, the first substrate may include one or more layers that have been formed, for example, the step of providing the first substrate includes providing a substrate 110 and forming a conductive layer on the substrate 110, the first electrode 112 and the conductive layer are formed through the same mask, and the first electrode 112 is used to heat the first alignment film material to cure the first alignment film material, so as to prevent the first alignment film material from diffusing to the sealant coating area a 3. That is, when the conductive layer is formed, the first electrode 112 is formed by using a mask for forming the conductive layer, and no additional mask and process steps are required.
Based on this, according to the method of the embodiment of the present invention, at least one first electrode 112 is disposed in the first diffusion region a2 of the first substrate, and when the first alignment material is coated on the first substrate to form the first alignment film layer 111, the first electrode 112 is used to heat the first alignment film layer 111 to cure the first alignment film layer 111, so as to prevent the material of the first alignment film layer 111 from diffusing to the sealant coating region A3, prevent the sealant adhesion force from being reduced due to the contact between PI and the sealant, and improve the resistance to peeling and moisture permeation.
The step of providing the first substrate further includes sequentially forming a common electrode layer 120, a gate layer 130, an insulating layer 140, a semiconductor layer 150, a metal electrode layer 160, a protective layer 170, and a transparent electrode layer 180 on the substrate 110, wherein the conductive layer includes the common electrode layer 120, the gate layer 130, the metal electrode layer 160, or the transparent electrode layer 180.
Specifically, as can be seen from the foregoing, the first substrate further has a design of peripheral circuit traces, for example, at least one thin film transistor is further disposed on the first substrate. Generally, a thin film transistor is located in the display region of the first substrate, and the thin film transistor includes a substrate 110, and a common electrode layer 120, a gate layer 130, an insulating layer 140, a semiconductor layer 150, a metal electrode layer 160, a protective layer 170, and a transparent electrode layer 180, which are sequentially located on the substrate 110. In the thin film transistor, the conductive layer may be the common electrode layer 120, the gate layer 130, the metal electrode layer 160, or the transparent electrode layer 180. By arranging the first electrode 112 and the conductive layer at the same layer, the first electrode 112 layer is formed while the conductive layer is formed, and the first electrode 112 is formed while no additional photomask is added, so that the process steps and the production cost are reduced. The conductive layer may be the common electrode layer 120, the gate layer 130, the metal electrode layer 160, or the transparent electrode layer 180.
Specifically, as shown in fig. 3, it is a schematic structural diagram of the display panel in the first embodiment of the present invention. As shown in fig. 3, in the first embodiment of the present invention, a display panel includes: the first substrate is provided with a first alignment film coating area A1, a first diffusion area A2 and a sealant coating area A3, and comprises a common electrode layer 120, a gate layer 130, an insulating layer 140, a semiconductor layer 150, a metal electrode layer 160, a protective layer 170 and a transparent electrode layer 180 which are sequentially arranged on a substrate 110; the first alignment film layer 111 located in the first alignment film coating region a 1; a first electrode 112 located at the first diffusion region a 2; the first electrode 112 is used for heating the first alignment film layer 111 to cure the first alignment film layer 111, and prevent the material of the first alignment film layer 111 from diffusing to the sealant coating region a3, and the transparent electrode layer 180 and the conductive layer are disposed in the same layer. By arranging the first electrode 112 and the transparent electrode layer 180 in the same layer, the process of forming the first alignment film layer 111 is improved, and the process steps and the production cost are reduced.
Specifically, as shown in fig. 4, it is a schematic structural diagram of a display panel in a second embodiment of the present invention. As shown in fig. 4, the metal electrode layer 160 and the first electrode 112 are disposed in the same layer. By arranging the first electrode 112 and the metal electrode layer 160 in the same layer, the process of forming the first alignment film layer 111 is improved, and the process steps and the production cost are reduced.
Specifically, as shown in fig. 5, it is a schematic structural diagram of a display panel in a third embodiment of the present invention. As shown in fig. 5, the gate layer 130 and the first electrode 112 are disposed in the same layer. By arranging the first electrode 112 and the gate electrode layer 130 in the same layer, the process for forming the first alignment film layer 111 is improved, and the process steps and the production cost are reduced.
Specifically, as shown in fig. 6, it is a schematic structural diagram of a display panel in a second embodiment of the present invention. As shown in fig. 6, the common electrode layer 120 and the first electrode 112 are disposed in the same layer. By arranging the first electrode 112 and the common electrode layer 120 in the same layer, the process of forming the first alignment film layer 111 is improved, and the process steps and the production cost are reduced.
In addition, it should be noted that fig. 3 to 6 only show the structures related to the content of the embodiments of the present invention, and the display panel of the present invention may further include other components and/or structures for realizing the complete functions of the display panel.
The step of forming the first electrode 112 includes forming a plurality of segments of the first electrode 112, where the plurality of segments of the first sub-electrode are respectively located on at least two sides of the four sides of the first diffusion region a 2.
The step of forming the first electrode 112 includes forming four segments of first sub-electrodes, which are respectively located on four sides of the first diffusion region a 2.
The manufacturing method of the display panel further comprises the following steps:
providing a second substrate, wherein the second substrate is provided with a second alignment film coating area, a second diffusion area and a frame glue laminating area;
forming at least one second electrode on the second diffusion region;
coating a second alignment film material on the second alignment film coating area to form a second alignment film layer;
the electrode is used for heating the second alignment film material to solidify the second alignment film material and prevent the second alignment film material from diffusing to the frame glue attaching area.
Specifically, the display panel may further include a second substrate (not shown in the drawings), and the second substrate may be a color filter substrate (CF substrate). The second substrate comprises a second alignment film layer positioned in the second alignment film coating area, the second alignment film layer is heated through a second electrode on the second substrate to be solidified, the material of the second alignment film layer is prevented from being diffused to the frame glue attaching area, the material of the second alignment film layer is prevented from contacting with the frame glue of the frame glue attaching area, and the yield and the reliability of the panel are further improved.
The step of forming the second electrode includes forming a plurality of segments of second sub-electrodes, wherein the plurality of segments of second sub-electrodes are respectively located on at least two sides of the four sides of the second diffusion region.
The step of forming the second electrode includes forming four segments of second sub-electrodes, where the four segments of second sub-electrodes are respectively located on four sides of the second diffusion region.
It should be understood that, in the embodiments of the present invention, reference may be made to the above embodiments of the display panel for structures and manufacturing processes of each component of the display panel, and details are not described herein again.
According to the above, the present invention provides a display panel and a method for manufacturing the same, the display panel including: the first substrate is provided with a first alignment film coating area, a first diffusion area and a frame glue coating area, and further comprises a substrate and a conducting layer positioned on the substrate; the first alignment film layer is positioned in the first alignment film coating area; a first electrode positioned at the first interval; the first electrode is used for heating the first alignment film layer to solidify the first alignment film layer and prevent the material of the first alignment film layer from diffusing to the frame glue coating area, and the first electrode and the conducting layer are arranged on the same layer. The first alignment film layer is heated by the first electrode to be cured, so that the material of the first alignment film layer is prevented from being diffused to the frame glue coating area, and the yield and the reliability of the panel are improved. Therefore, the first electrode and the conducting layer are arranged in the same layer, and the process steps and the production cost are reduced.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents and improvements made within the spirit and principle of the present invention are intended to be included within the scope of the present invention.
Claims (10)
1. A display panel, comprising:
the first substrate is provided with a first alignment film coating area, a first diffusion area and a frame glue coating area, and further comprises a substrate and a conducting layer positioned on the substrate;
the first alignment film layer is positioned in the first alignment film coating area;
a first electrode positioned in the first space;
the first electrode is used for heating the first alignment film layer to solidify the first alignment film layer and prevent the material of the first alignment film layer from diffusing to the frame glue coating area, and the first electrode and the conducting layer are arranged on the same layer.
2. The display panel according to claim 1, wherein the first substrate further comprises a common electrode layer, a gate layer, an insulating layer, a semiconductor layer, a metal electrode layer, a protective layer, and a transparent electrode layer in this order over a base, and the conductive layer comprises the common electrode layer, the gate layer, the metal electrode layer, or the transparent electrode layer.
3. The display panel according to claim 1, wherein the first electrode comprises a plurality of segments of first sub-electrodes respectively located on at least two of four sides of the first diffusion region.
4. The display panel according to claim 1, wherein the first electrode comprises four segments of first sub-electrodes, and the four segments of first sub-electrodes are respectively located on four sides of the diffusion region.
5. The display panel according to claim 1, further comprising:
the first substrate is provided with a first alignment film coating area, a first diffusion area and a frame glue attaching area;
a second alignment film layer located in the second alignment film coating region;
a second electrode located in the second diffusion region;
the second electrode is used for heating the second alignment film layer to solidify the second alignment film layer and prevent the material of the second alignment film layer from diffusing to the frame glue attaching area.
6. The display panel according to claim 1, wherein the first alignment film layer comprises a Halo region, and a distance between the first electrode and an intersection of the first diffusion region and the first alignment film coating region is greater than a width of the Halo region.
7. A method for manufacturing a display panel is characterized by comprising the following steps:
providing a first substrate, wherein the first substrate is provided with a first alignment film coating area, a first diffusion area and a frame glue coating area;
forming at least one first electrode on the first diffusion region;
coating a first alignment film material on the first alignment film coating area to form a first alignment film layer;
the step of providing the first substrate includes providing a substrate and forming a conductive layer on the substrate, the first electrode and the conductive layer are formed through the same mask, and the first electrode is used for heating the first alignment film material to cure the first alignment film material and prevent the first alignment film material from diffusing to the frame adhesive coating area.
8. The method of claim 7, wherein the providing the first substrate further comprises sequentially forming a common electrode layer, a gate layer, an insulating layer, a semiconductor layer, a metal electrode layer, a protective layer, and a transparent electrode layer on the substrate, wherein the conductive layer comprises the common electrode layer, the gate layer, the metal electrode layer, or the transparent electrode layer.
9. The method for manufacturing a display panel according to claim 7, further comprising:
providing a second substrate, wherein the second substrate is provided with a second alignment film coating area, a second diffusion area and a frame glue laminating area;
forming at least one second electrode on the second diffusion region;
coating a second alignment film material on the second alignment film coating area to form a second alignment film layer;
the electrode is used for heating the second alignment film material to solidify the second alignment film material and prevent the second alignment film material from diffusing to the frame glue attaching area.
10. The method of manufacturing a display panel according to claim 9, wherein the step of forming the second electrode includes forming a plurality of second sub-electrodes respectively located on at least two of four sides of the second diffusion region.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210368103.8A CN114690485A (en) | 2022-04-08 | 2022-04-08 | Display panel and manufacturing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210368103.8A CN114690485A (en) | 2022-04-08 | 2022-04-08 | Display panel and manufacturing method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114690485A true CN114690485A (en) | 2022-07-01 |
Family
ID=82143806
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210368103.8A Pending CN114690485A (en) | 2022-04-08 | 2022-04-08 | Display panel and manufacturing method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114690485A (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000105373A (en) * | 1998-09-29 | 2000-04-11 | Matsushita Electric Ind Co Ltd | Production of liquid crystal display element |
| CN1605915A (en) * | 2003-10-06 | 2005-04-13 | Lg.菲利浦Lcd株式会社 | Liquid crystal display device and method for fabricating the same |
| CN1611355A (en) * | 2003-10-28 | 2005-05-04 | 精工爱普生株式会社 | Film forming method, photoelectric device and electronic machine |
| US20130088675A1 (en) * | 2011-10-05 | 2013-04-11 | Japan Display East Inc. | Liquid crystal display device |
| CN103149738A (en) * | 2013-02-22 | 2013-06-12 | 深圳市华星光电技术有限公司 | LCD substrate |
| TW201720873A (en) * | 2015-11-11 | 2017-06-16 | Ｌｇ化學股份有限公司 | Preparation method of liquid crystal alignment film, liquid crystal alignment film using the same and liquid crystal display device |
| CN110888266A (en) * | 2019-11-26 | 2020-03-17 | Tcl华星光电技术有限公司 | Method for manufacturing liquid crystal display panel |
| CN114236918A (en) * | 2021-12-10 | 2022-03-25 | 滁州惠科光电科技有限公司 | Array substrate and display panel |
-
2022
- 2022-04-08 CN CN202210368103.8A patent/CN114690485A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000105373A (en) * | 1998-09-29 | 2000-04-11 | Matsushita Electric Ind Co Ltd | Production of liquid crystal display element |
| CN1605915A (en) * | 2003-10-06 | 2005-04-13 | Lg.菲利浦Lcd株式会社 | Liquid crystal display device and method for fabricating the same |
| CN1611355A (en) * | 2003-10-28 | 2005-05-04 | 精工爱普生株式会社 | Film forming method, photoelectric device and electronic machine |
| US20130088675A1 (en) * | 2011-10-05 | 2013-04-11 | Japan Display East Inc. | Liquid crystal display device |
| CN103149738A (en) * | 2013-02-22 | 2013-06-12 | 深圳市华星光电技术有限公司 | LCD substrate |
| TW201720873A (en) * | 2015-11-11 | 2017-06-16 | Ｌｇ化學股份有限公司 | Preparation method of liquid crystal alignment film, liquid crystal alignment film using the same and liquid crystal display device |
| CN110888266A (en) * | 2019-11-26 | 2020-03-17 | Tcl华星光电技术有限公司 | Method for manufacturing liquid crystal display panel |
| CN114236918A (en) * | 2021-12-10 | 2022-03-25 | 滁州惠科光电科技有限公司 | Array substrate and display panel |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9209308B2 (en) | Thin film transistor, array substrate and method for manufacturing the same, display device | |
| US8107029B2 (en) | Thin film transistor substrate | |
| TWI514055B (en) | Display panel and manufacturing method thereof | |
| US10048553B2 (en) | BOA liquid crystal display panel and manufacturing method thereof | |
| US20220308376A1 (en) | Array substrate, manufacturing method thereof, and display panel | |
| CN106773275B (en) | Display panel, preparation method thereof and display device | |
| US7852451B2 (en) | Manufacturing method of liquid display device having touch screen function | |
| US9746731B2 (en) | Array substrate, repairing sheet, display panel and method of repairing array substrate | |
| US9431432B2 (en) | Array substrate, method for manufacturing the same, display device | |
| TW591287B (en) | Liquid crystal display with an uniform common voltage and method thereof | |
| US11435630B2 (en) | Liquid crystal display panel and manufacturing method thereof, and frameless liquid crystal display device | |
| KR20060104093A (en) | Liquid crystal display and manufacturing method thereof | |
| WO2019000912A1 (en) | Display panel and manufacturing method therefor, and display apparatus | |
| US20090227074A1 (en) | Method of manufacturing display device | |
| US20170199441A1 (en) | Array Substrate And Manufacturing Method For The Same, And Display Device | |
| WO2014205904A1 (en) | Array substrate and manufacturing method therefor, and display device | |
| US20170090226A1 (en) | Liquid crystal display | |
| US20160282659A1 (en) | Array substrate, method for fabricating the same, and display apparatus | |
| US20090316089A1 (en) | Liquid crystal display panel and method for fabricating the same | |
| US20190109155A1 (en) | Array substrate, method of producing the same, and display panel | |
| TWI379131B (en) | System for displaying images and manufacturing method of the same | |
| US20140217410A1 (en) | Array Substrate, Display Device and Manufacturing Method Thereof | |
| CN109002236B (en) | Flexible touch screen, manufacturing method thereof and display device | |
| US9953596B2 (en) | Display panel and manufacturing method thereof, display device | |
| CN114690485A (en) | Display panel and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |