CN114443403A - Method, device, equipment and storage medium for generating register function covering group - Google Patents
Method, device, equipment and storage medium for generating register function covering group Download PDFInfo
- Publication number
- CN114443403A CN114443403A CN202210076083.7A CN202210076083A CN114443403A CN 114443403 A CN114443403 A CN 114443403A CN 202210076083 A CN202210076083 A CN 202210076083A CN 114443403 A CN114443403 A CN 114443403A
- Authority
- CN
- China
- Prior art keywords
- register
- domain
- coverage
- certain
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
The present invention relates to the field of chip verification, and in particular, to a method, an apparatus, a device, and a storage medium for generating a register function coverage group. The method comprises the following steps: acquiring a description file of a register model, and analyzing the description file to determine register information included by the register model and domain information included by each register; defining an address overlay set for the register model based on the register information; a content coverage group is defined for each domain based on the domain information. The scheme of the invention realizes the automatic generation of the function covering group of the register, and the generated function covering group is more standardized, thereby greatly saving the workload of manual writing, being capable of quickly completing the construction or modification of the function covering group of the register, helping the verification to be quickly converged and improving the verification efficiency and completeness.
Description
Technical Field
The present invention relates to the field of chip verification, and in particular, to a method, an apparatus, a device, and a storage medium for generating a register function coverage group.
Background
With the development of the market and the continuous progress of the technology, the functions of the chip are more and more complex, the requirements on the research and development progress are higher and higher, the market changes day by day, new technologies and methods are more and more diverse, and the chip verification work is particularly important as a first safety gate of the functions of the chip. How to efficiently complete the verification of the chip while ensuring the completeness of the verification is also a goal of the verification engineer.
To complete the verification of the chip, it is necessary to ensure that the functions of the modules themselves are correct. The register is an important component in most modules, and generally, the control of the module can be realized through the configuration of the register in the module, and some registers also store important information reflecting the state of the module. Therefore, Verification of registers is extremely important, and a Universal Verification Methodology (UVM) provides a register model to assist in solving register-related problems in Verification. The UVM register model is a set of high-level abstract classes that model registers and memory with address mapping in the DUT. The method can closely reflect and Test various characteristics of the register in a Design Under Test (DUT), and can generate excitation to act on the DUT and carry out functional check on the register.
Although the register model makes verification more convenient, in practice, engineers are required to manually write related function coverage groups to check whether verification is complete. The method not only depends on personal style, but also easily causes problems of omission or incompleteness and the like, and influences the completeness of verification; on the other hand, such verification codes affect the maintenance efficiency and have low reusability, and when a module is modified or a new module is verified, much time is often consumed for debugging, so that the verification efficiency is affected.
Disclosure of Invention
In view of the foregoing, it is desirable to provide a method, an apparatus, a device, and a storage medium for generating a register function coverage group.
According to a first aspect of the present invention, there is provided a register function overlay group generation method, the method comprising:
acquiring a description file of a register model, and analyzing the description file to determine register information included by the register model and domain information included by each register;
defining an address overlay set for the register model based on the register information;
a content coverage group is defined for each domain based on the domain information.
In some embodiments, the register information includes a register name and a register offset address, and the step of defining an address coverage group for the register model based on the register information includes:
writing the register offset address corresponding to each register name into the address coverage group;
the register offset address is mapped into a physical address of the register model using register address mapping.
In some embodiments, the domain information includes a domain name, a domain width, and a read-write type, and the step of defining a content coverage group for each domain based on the domain information includes:
in response to that the read-write type of a certain domain is read-only, adding read identification to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
in response to that the read-write type of a certain domain is write-only, adding write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
and in response to that the read-write type of a certain domain is readable and writable, respectively adding read marks and write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain.
In some embodiments, the method further comprises:
adding a coverage collection control bit for each register of the register model;
judging whether the coverage rate of the register needs to be verified;
and if the verification of a certain register is not needed, assigning the coverage rate collection control bit corresponding to the certain register as a second preset value.
According to a second aspect of the present invention, there is provided a register function override group generation apparatus, the apparatus comprising:
the acquisition module is configured to acquire a description file of a register model and analyze the description file to determine register information included by the register model and domain information included by each register;
a first definition module configured to define an address overlay set for the register model based on the register information;
a second definition module configured to define a content coverage group for each domain based on the domain information.
In some embodiments, the register information comprises a register name and a register offset address, the first definition module is further configured to:
writing the register offset address corresponding to each register name into the address coverage group;
the register offset address is mapped into a physical address of the register model using register address mapping.
In some embodiments, the domain information includes a domain name, a domain width, and a read-write type, and the second defining module is further configured to:
in response to that the read-write type of a certain domain is read-only, adding read identification to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
in response to that the read-write type of a certain domain is write-only, adding write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
and in response to that the read-write type of a certain domain is readable and writable, respectively adding read marks and write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain.
In some embodiments, the apparatus further comprises:
a third definition module configured to define a coverage collection control bit for each register of the register model;
the judging module is configured to judge whether the coverage rate of the register needs to be verified;
and the assignment module is configured to assign the coverage rate collection control bit corresponding to a certain register to a first preset value if the certain register needs to be verified, and assign the coverage rate collection control bit corresponding to the certain register to a second preset value if the certain register does not need to be verified.
According to a third aspect of the present invention, there is also provided a computer apparatus comprising:
at least one processor; and
a memory storing a computer program operable on a processor, the processor executing the program to perform the aforementioned register function overlay set generation method, the method comprising:
acquiring a description file of a register model, and analyzing the description file to determine register information included by the register model and domain information included by each register; defining an address coverage group for the register model based on the register information; a content coverage group is defined for each domain based on the domain information.
According to a fourth aspect of the present invention, there is also provided a computer-readable storage medium storing a computer program which, when executed by a processor, performs the aforementioned register function overlay group generation method, the method comprising:
acquiring a description file of a register model, and analyzing the description file to determine register information included by the register model and domain information included by each register; defining an address overlay set for the register model based on the register information; a content coverage group is defined for each domain based on the domain information.
According to the method for generating the register function coverage group, the register information and the domain information are obtained by obtaining and analyzing the description file of the register model, the analyzed register information is further utilized to define the address coverage group, and the domain information is utilized to define the content coverage group for each domain, so that the function coverage group of the register is automatically generated, the generated function coverage group is more standardized, the workload of manual writing is greatly saved, the establishment or modification of the register function coverage group can be quickly completed, the quick convergence of verification is facilitated, and the verification efficiency and the completeness are improved.
In addition, the register function covering group generating device, the computer device and the computer readable storage medium provided by the invention can also achieve the technical effects, and are not described herein again.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art that other embodiments can be obtained by using the drawings without creative efforts.
FIG. 1 is a flowchart illustrating a method 100 for generating a register function coverage group according to an embodiment of the present invention;
FIG. 2 is a diagram illustrating a register function coverage verification architecture according to an embodiment of the present invention;
FIG. 3 is a schematic diagram illustrating the building of a function coverage group in a register model according to an embodiment of the present invention;
FIG. 4 is a control diagram of register coverage collection according to an embodiment of the present invention;
FIG. 5 is a block diagram of a coverage verification architecture for a register model according to an embodiment of the present invention;
FIG. 6 is a diagram illustrating an apparatus for generating a register function override set according to an embodiment of the present invention;
fig. 7 is an internal structural view of a computer device in another embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the following embodiments of the present invention are described in further detail with reference to the accompanying drawings.
It should be noted that all expressions using "first" and "second" in the embodiments of the present invention are used for distinguishing two entities with the same name but different names or different parameters, and it should be noted that "first" and "second" are only used for convenience of expression and should not be construed as a limitation to the embodiments of the present invention, and no description is given in the following embodiments.
In one embodiment, referring to fig. 1, the present invention provides a method 100 for generating a register function overlay set, specifically, the method comprises the following steps:
step 101, obtaining a description file of a register model, and analyzing the description file to determine register information included in the register model and domain information included in each register;
102, defining an address coverage group for the register model based on the register information;
According to the method for generating the register function coverage group, the register information and the domain information are obtained by obtaining and analyzing the description file of the register model, the analyzed register information is further utilized to define the address coverage group, and the domain information is utilized to define the content coverage group for each domain, so that the function coverage group of the register is automatically generated, the generated function coverage group is more standardized, the workload of manual writing is greatly saved, the establishment or modification of the register function coverage group can be quickly completed, the quick convergence of verification is facilitated, and the verification efficiency and the completeness are improved.
In some embodiments, the register information includes a register name and a register offset address, and the step of defining an address coverage group for the register model based on the register information includes:
writing the register offset address corresponding to each register name into the address coverage group;
the register offset address is mapped into a physical address of the register model using register address mapping.
In some cases, the domain information includes a domain name, a domain width, and a read-write type, and the step of defining a content coverage group for each domain based on the domain information includes:
in response to that the read-write type of a certain domain is read-only, adding read identification to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
in response to that the read-write type of a certain domain is write-only, adding write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
and in response to that the read-write type of a certain domain is readable and writable, respectively adding read marks and write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain.
In some embodiments, the method further comprises:
adding a coverage collection control bit for each register of the register model;
judging whether the coverage rate of the register needs to be verified;
and if the verification of a certain register is not needed, assigning the coverage rate collection control bit corresponding to the certain register as a second preset value.
In some embodiments, for facilitating understanding of the technical solution of the present invention, please refer to fig. 2, and take a scenario of performing a functional coverage test on a register model as an example, the following describes a specific embodiment of the present invention:
first, a register description file is read and parsed, which file requires information defining the name, attributes, offset addresses of registers, and the various fields of registers. Take a register model defining two registers (more in practice) as an example, with registers reg _ a and reg _ B; wherein, reg _ A is a read-only register, and the reg _ A contains a field which is marked as field _ a; reg _ B is a readable and writable register that contains three fields, denoted field _ a, field _ B, and field _ c. The register description file information for this module may be as shown in table 1.
TABLE 1 description file of the register model
| Register name | Register offset address | Read-write type | Domain name | Width of domain | Domain offset address | Type of domain read and write |
| reg_A | 0 | RO | field_a | 1 | 0 | RO |
| reg_B | 4 | RW | field_a | 16 | 0 | RW |
| field_b | 8 | 1 | RW | |||
| field_c | 8 | 2 | RW |
Referring to fig. 3, next, according to different information of each register in the register description file, function coverage groups are respectively established in different classes of the register model, and the function coverage groups can be roughly divided into two classes: an override to the register contents (i.e., register values) and an override to the register addresses. Preferably, the construction mode can be automatically adjusted according to different register attributes. For example, for a read-only register, only overwriting is considered for performing a read operation on the register, whereas for a readable and writable register, overwriting is considered for both read and write operations. The register function covering group of the register model is automatically generated by using the method, the specific construction mode is as shown in figure 3, and the covering of the register address and the content is respectively completed in different classes. The definitions of the register content override set and the address override set are described in detail below:
(1) address covering group
uvm _ reg _ block class is an address overlay group, instantiates the two registers (generally, all registers of a module are instantiated here), and then maps the register offset address to a physical address of a register model through a uvm register address mapping table (address _ map) so as to facilitate operations such as front door access, thereby implementing the addition of a function overlay group in this class to implement overlay of the register offset address, and specifically may refer to the following code:
(2) content covering set
For each independent register, there is uvm _ reg (i.e. content coverage group) corresponding to it, and if there are multiple domains in a register, the function coverage group generated in this class mainly covers each bit of each domain to check whether to perform over-operation on any bit of the whole register, and can also distinguish the coverage of read operation and write operation according to the difference of the input signals of the sampling points, and taking reg _ B as an example, it is a readable and writable register, and the code defining the content coverage group of three domains of reg _ B is specifically as follows:
referring to fig. 4, the instantiation and sampling of the register model are completed next, and here, a resource mechanism of UVM is used to add a group of enumeration types as parameters for judgment, so as to facilitate flexible parameter transmission in a UVM verification environment, implement a switch for coverage collection, and enable a verifier to select whether to collect coverage according to the requirements of projects and test cases and support the control of any single register. In the implementation process, it is assumed that a certain test case operates most registers during regression analysis, but a verifier does not want the operations to be recorded in the coverage rate, and can close the collection of the register coverage rate in the test case. The control parameter of each register is imported through resource _ db _ set, then the parameter is obtained through resource _ db _ get before instantiation and sampling, and the masking or starting of register coverage collection is realized through comparison with an expected value, the coverage collection switch is flexibly operated in the whole verification environment through the empty time of each register coverage collection, and the following codes can be referred to for instantiation and sampling of register value coverage:
v/instantiation and sampling of register value overrides
if(has_coverage(UVM_CVR_REG_BITS))
reg_bits＝new()；
……
if(get_coverage(UVM_CVR_REG_BITS))
reg_bits.sample()；
……
Instantiation and sampling of register address overlays
if(has_coverage(UVM_CVR_ADDR_MAP))
reg_addr＝new()；
……
if(get_coverage(UVM_CVR_ADDR_MAP))
reg_addr.sample()；
……
And then writing the content coverage group and the address coverage group generated in the manner into a register model, automatically sampling the operation on the register on the bus in the test case execution process, comparing the operation with the content defined in the function coverage group, and if the operation is consistent, indicating that the function point is covered. As shown in fig. 5, assuming that three models (modules) are integrated in a verification environment (each model has a corresponding register model), a plurality of test cases are created during verification, and a verifier may select whether to collect a specific coverage rate of a register according to needs or select whether to close the coverage rate collection of the register for a test case. Or based on the results of the coverage collection, a decision can be made whether to turn the coverage collection on or off. In this embodiment, the method for generating the register function coverage group by starting coverage collection for the register function coverage group of module _ a and closing coverage collection for the register function coverage groups of module _ b and module _ c at least has the following advantages: first, a corresponding function covering group can be quickly generated according to the register description file, and the function covering group includes read-write operations of registers, register addresses, register values and the like, so that various aspects of the registers are covered comprehensively and specifically. Second, flexible control in the environment is supported, and the coverage rate collection condition of the register can be adjusted by the verifier. Thirdly, when a verification environment is designed to be modified or switched, the method can also be used for rapidly completing the establishment or modification of the register function covering group, helping the verification to be rapidly converged and improving the verification efficiency and completeness.
In some embodiments, referring to fig. 6, the present invention further provides an apparatus 200 for generating a register function coverage group, specifically, the apparatus further includes:
an obtaining module 201, configured to obtain a description file of a register model, and analyze the description file to determine register information included in the register model and domain information included in each register;
a first definition module 202 configured to define an address overlay set for the register model based on the register information;
a second definition module 203 configured to define a content coverage group for each domain based on the domain information.
According to the register function covering group generation device, the register information and the domain information are obtained by obtaining and analyzing the description file of the register model, the analyzed register information is further utilized to define the address covering group, and the domain information is utilized to define the content covering group for each domain, so that the function covering group of the register is automatically generated, the generated function covering group is more standardized, the workload of manual writing is greatly saved, the establishment or modification of the register function covering group can be quickly completed, the quick convergence of verification is facilitated, and the verification efficiency and the completeness are improved.
In some embodiments, the register information comprises a register name and a register offset address, the first definition module is further configured to:
writing the register offset address corresponding to each register name into the address coverage group;
the register offset address is mapped into a physical address of the register model using register address mapping.
In some embodiments, the domain information includes a domain name, a domain width, and a read-write type, and the second defining module is further configured to:
in response to that the read-write type of a certain domain is read-only, adding read identification to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
in response to that the read-write type of a certain domain is write-only, adding write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
and in response to that the read-write type of a certain domain is readable and writable, respectively adding read marks and write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain.
In some embodiments, the apparatus further comprises:
a third definition module configured to define a coverage collection control bit for each register of the register model;
the judging module is configured to judge whether the coverage rate of the register needs to be verified;
and the assignment module is configured to assign the coverage rate collection control bit corresponding to a certain register to a first preset value if the certain register needs to be verified, and assign the coverage rate collection control bit corresponding to the certain register to a second preset value if the certain register does not need to be verified.
It should be noted that, for specific limitations of the register function coverage group generation apparatus, reference may be made to the above limitations of the register function coverage group generation method, and details are not described herein again. The above-mentioned register function covering group generating device can be wholly or partially realized by software, hardware and a combination thereof. The modules can be embedded in a hardware form or independent from a processor in the computer device, and can also be stored in a memory in the computer device in a software form, so that the processor can call and execute operations corresponding to the modules.
According to another aspect of the present invention, a computer device is provided, and the computer device may be a server, and its internal structure is shown in fig. 7. The computer device includes a processor, a memory, a network interface, and a database connected by a system bus. Wherein the processor of the computer device is configured to provide computing and control capabilities. The memory of the computer device comprises a nonvolatile storage medium and an internal memory. The non-volatile storage medium stores an operating system, a computer program, and a database. The internal memory provides an environment for the operation of an operating system and computer programs in the non-volatile storage medium. The database of the computer device is used for storing data. The network interface of the computer device is used for communicating with an external terminal through a network connection. The computer program when executed by a processor implements the above-described register function overlay set generation method, in particular, the method comprising the steps of:
acquiring a description file of a register model, and analyzing the description file to determine register information included by the register model and domain information included by each register;
defining an address overlay set for the register model based on the register information;
a content coverage group is defined for each domain based on the domain information.
According to a further aspect of the present invention, there is provided a computer readable storage medium having stored thereon a computer program which, when executed by a processor, implements the above-described register function overlay group generation method, in particular comprising performing the steps of:
acquiring a description file of a register model, and analyzing the description file to determine register information included by the register model and domain information included by each register;
defining an address overlay set for the register model based on the register information;
a content coverage group is defined for each domain based on the domain information.
It will be understood by those skilled in the art that all or part of the processes of the methods of the embodiments described above can be implemented by hardware instructions of a computer program, which can be stored in a non-volatile computer-readable storage medium, and when executed, can include the processes of the embodiments of the methods described above. Any reference to memory, storage, database, or other medium used in the embodiments provided herein may include non-volatile and/or volatile memory, among others. Non-volatile memory can include read-only memory (ROM), Programmable ROM (PROM), Electrically Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), or flash memory. Volatile memory can include Random Access Memory (RAM) or external cache memory. By way of illustration and not limitation, RAM is available in a variety of forms such as Static RAM (SRAM), Dynamic RAM (DRAM), Synchronous DRAM (SDRAM), Double Data Rate SDRAM (DDRSDRAM), Enhanced SDRAM (ESDRAM), Synchronous Link DRAM (SLDRAM), Rambus Direct RAM (RDRAM), direct bus dynamic RAM (DRDRAM), and memory bus dynamic RAM (RDRAM).
The technical features of the above embodiments can be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the above embodiments are not described, but should be considered as the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent application shall be subject to the appended claims.
Claims (10)
1. A method for generating a register function coverage group, the method comprising:
acquiring a description file of a register model, and analyzing the description file to determine register information included by the register model and domain information included by each register;
defining an address overlay set for the register model based on the register information;
a content coverage group is defined for each domain based on the domain information.
2. The method of claim 1, wherein the register information includes a register name and a register offset address, and wherein the step of defining an address coverage group for the register model based on the register information comprises:
writing the register offset address corresponding to each register name into the address coverage group;
the register offset address is mapped into a physical address of the register model using register address mapping.
3. The method of claim 1, wherein the domain information comprises a domain name, a domain width, and a read-write type, and the step of defining a content coverage group for each domain based on the domain information comprises:
in response to that the read-write type of a certain domain is read-only, adding read identification to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
in response to that the read-write type of a certain domain is write-only, adding write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
and in response to that the read-write type of a certain domain is readable and writable, respectively adding read marks and write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain.
4. A method of generating a register function coverage group according to claim 1, the method further comprising:
adding a coverage collection control bit for each register of the register model;
judging whether the coverage rate of the register needs to be verified;
and if the verification of a certain register is not needed, assigning the coverage rate collection control bit corresponding to the certain register as a second preset value.
5. An apparatus for generating a register function coverage group, the apparatus further comprising:
the acquisition module is configured to acquire a description file of a register model and analyze the description file to determine register information included in the register model and domain information included in each register;
a first definition module configured to define an address overlay set for the register model based on the register information;
a second definition module configured to define a content coverage group for each domain based on the domain information.
6. The apparatus of claim 1, wherein the register information comprises a register name and a register offset address, the first definition module further configured to:
writing the register offset address corresponding to each register name into the address coverage group;
the register offset address is mapped into a physical address of the register model using register address mapping.
7. The apparatus of claim 1, wherein the domain information comprises a domain name, a domain width, and a read-write type, and wherein the second definition module is further configured to:
in response to that the read-write type of a certain domain is read-only, adding read identification to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
in response to that the read-write type of a certain domain is write-only, adding write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain;
and in response to that the read-write type of a certain domain is readable and writable, respectively adding read marks and write marks to the data traversing all the bits according to the domain width and writing the data into a content coverage group corresponding to the certain domain.
8. An apparatus as claimed in claim 1, wherein said apparatus further comprises:
a third definition module configured to define a coverage collection control bit for each register of the register model;
the judging module is configured to judge whether the coverage rate of the register needs to be verified;
and the assignment module is configured to assign the coverage rate collection control bit corresponding to a certain register to a first preset value if the certain register needs to be verified, and assign the coverage rate collection control bit corresponding to the certain register to a second preset value if the certain register does not need to be verified.
9. A computer device, comprising:
at least one processor; and
a memory storing a computer program operable in the processor, the processor when executing the program performing the method of any of claims 1-4.
10. A computer-readable storage medium, in which a computer program is stored which, when being executed by a processor, is adapted to carry out the method of any one of claims 1 to 4.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210076083.7A CN114443403A (en) | 2022-01-23 | 2022-01-23 | Method, device, equipment and storage medium for generating register function covering group |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210076083.7A CN114443403A (en) | 2022-01-23 | 2022-01-23 | Method, device, equipment and storage medium for generating register function covering group |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114443403A true CN114443403A (en) | 2022-05-06 |
Family
ID=81369543
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210076083.7A Pending CN114443403A (en) | 2022-01-23 | 2022-01-23 | Method, device, equipment and storage medium for generating register function covering group |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114443403A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116932304A (en) * | 2023-09-15 | 2023-10-24 | 北京燧原智能科技有限公司 | Register test method and device, electronic equipment and storage medium |
-
2022
- 2022-01-23 CN CN202210076083.7A patent/CN114443403A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116932304A (en) * | 2023-09-15 | 2023-10-24 | 北京燧原智能科技有限公司 | Register test method and device, electronic equipment and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108427613B (en) | Abnormal interface positioning method and device, computer equipment and storage medium | |
| CN113705140B (en) | Chip verification method, system, device and storage medium | |
| CN111124870A (en) | Interface testing method and device | |
| CN113282513B (en) | Interface test case generation method and device, computer equipment and storage medium | |
| CN112560372B (en) | Chip prototype verification method, device, equipment and medium | |
| CN110134595B (en) | Analysis method, analysis device and computer equipment before SVN (scalable vector network) resource library test | |
| KR102496539B1 (en) | Method for verifying software and apparatus therefor | |
| CN111897727A (en) | Software testing method and device, computer equipment and storage medium | |
| CN114443403A (en) | Method, device, equipment and storage medium for generating register function covering group | |
| US10572369B2 (en) | Method for testing a control program of a control device in a simulation environment on a computer | |
| CN114389978B (en) | Network protocol side channel detection method and system based on static stain analysis | |
| CN109614325A (en) | A kind of method and device, electronic equipment and the storage medium of determining control property | |
| CN116166525A (en) | Method and device for generating test script | |
| CN111277476B (en) | Gateway controller function verification method, gateway controller function verification device, computer equipment and storage medium | |
| CN112463633B (en) | Method, device, equipment and medium for checking address decoding of on-chip memory | |
| CN113094252A (en) | Test case generation method and device, computer equipment and storage medium | |
| CN110473586B (en) | Replacement method, device and equipment for write failure storage unit and storage medium | |
| CN117391306A (en) | Homeland space planning result examination method, device, equipment and storage medium | |
| CN112230848A (en) | NVM automatic configuration method, device and equipment | |
| CN110473585B (en) | Replacement method, device and equipment for erasing failed storage unit and storage medium | |
| CN110633213B (en) | Unit test method, unit test device, computer equipment and storage medium | |
| CN115225572B (en) | Processing method and device of routing information, electronic equipment and storage medium | |
| CN116414762A (en) | PCIe link control method, control device, equipment and medium | |
| CN111258838B (en) | Verification component generation method, device, storage medium and verification platform | |
| US20130124925A1 (en) | Method and apparatus for checking a main memory of a processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |